iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Merge remote-tracking branch 'origin/xaig' into xc7mux	Eddie Hung	2019-06-21	1	-0/+1
\|\
\| *	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-21	1	-0/+1
\| \|\
\| \| *	Add a few more filename rewrites	Ben Widawsky	2019-06-20	1	-0/+1
\| * \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-20	2	-1/+32
\| \|\\|
* \| \|	Merge remote-tracking branch 'origin/eddie/fix1115' into xc7mux	Eddie Hung	2019-06-20	1	-1/+1
\|\ \ \
\| * \| \|	Revert "Fix sign extension when sign is 1'bx"	Eddie Hung	2019-06-20	1	-1/+1
* \| \| \|	Merge remote-tracking branch 'origin/eddie/fix1115' into xc7mux	Eddie Hung	2019-06-20	1	-1/+1
\|\\| \| \|
\| * \| \|	Fix sign extension when sign is 1'bx	Eddie Hung	2019-06-20	1	-1/+1
\| \| \|/ \| \|/\|
* \| \|	Merge remote-tracking branch 'origin/master' into xc7mux	Eddie Hung	2019-06-20	2	-1/+32
\|\\| \|
\| * \|	Merge pull request #1100 from bwidawsk/home	Clifford Wolf	2019-06-19	1	-0/+4
\| \|\ \
\| \| * \|	Support ~ for home directory	Ben Widawsky	2019-06-18	1	-0/+4
\| * \| \|	In RTLIL::Module::check(), check process invariants.	whitequark	2019-06-19	1	-1/+28
\| \|/ /
* \| /	Remove iterator based Module::remove as per @cliffordwolf	Eddie Hung	2019-06-18	2	-11/+3
\| \|/ \|/\|
* \|	Fix leak removing cells during ABC integration; also preserve attr	Eddie Hung	2019-06-17	2	-2/+11
* \|	Further cleanup based on @daveshah1	Eddie Hung	2019-06-14	1	-0/+6
* \|	Move ConstEvalAig to aigerparse.cc	Eddie Hung	2019-06-13	1	-157/+0
* \|	More slimming	Eddie Hung	2019-06-13	1	-35/+35
* \|	Add ConstEvalAig specialised for AIGs	Eddie Hung	2019-06-13	1	-0/+157
* \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-12	9	-21/+187
\|\\|
\| *	Fixes and cleanups in AST_TECALL handling	Clifford Wolf	2019-06-07	1	-4/+4
\| *	Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo...	Clifford Wolf	2019-06-07	2	-0/+12
\| \|\
\| \| *	Initial implementation of elaboration system tasks	Udi Finkelstein	2019-05-03	2	-0/+12
\| * \|	Refactor hierarchy wand/wor handling	Clifford Wolf	2019-05-28	1	-0/+1
\| * \|	Fix handling of warning and error messages within log_make_debug-blocks	Clifford Wolf	2019-05-22	1	-0/+9
\| * \|	Add rewrite_sigspecs2, Improve remove() wires	Clifford Wolf	2019-05-15	2	-7/+82
\| * \|	Merge pull request #991 from kristofferkoch/gcc9-warnings	Clifford Wolf	2019-05-08	1	-0/+3
\| \|\ \
\| \| * \|	Fix all warnings that occurred when compiling with gcc9	Kristoffer Ellersgaard Koch	2019-05-08	1	-0/+3
\| \| \|/
\| * \|	Merge pull request #998 from mdaiter/get_bool_attribute_opts	Clifford Wolf	2019-05-08	1	-4/+8
\| \|\ \
\| \| * \|	Minor optimization to get_attribute_bool	Matthew Daiter	2019-05-07	1	-4/+8
\| * \| \|	Optimize ceil_log2 function	Matthew Daiter	2019-05-07	2	-3/+5
\| \|/ /
\| * \|	Improve write_verilog specify support	Clifford Wolf	2019-05-04	1	-1/+1
\| * \|	Merge remote-tracking branch 'origin/master' into clifford/specify	Eddie Hung	2019-05-03	4	-3/+18
\| \|\\|
\| \| *	Fix performance bug in RTLIL::SigSpec::operator==(), fixes #970	Clifford Wolf	2019-04-30	1	-1/+1
\| \| *	fix codestyle formatting	Oleg Endo	2019-04-29	3	-14/+14
\| \| *	escape spaces with backslash when writing dep file	Oleg Endo	2019-04-29	3	-2/+17
\| * \|	Improve $specrule interface	Clifford Wolf	2019-04-23	1	-2/+2
\| * \|	Improve $specrule interface	Clifford Wolf	2019-04-23	1	-1/+2
\| * \|	Add $specrule cells for $setup/$hold/$skew specify rules	Clifford Wolf	2019-04-23	2	-0/+17
\| * \|	Rename T_{RISE,FALL}_AVG to T_{RISE,FALL}_TYP to better match verilog std nom...	Clifford Wolf	2019-04-23	1	-2/+2
\| * \|	Add CellTypes support for $specify2 and $specify3	Clifford Wolf	2019-04-23	1	-0/+3
\| * \|	Add InternalCellChecker support for $specify2 and $specify3	Clifford Wolf	2019-04-23	1	-7/+21
\| * \|	Add specify parser	Clifford Wolf	2019-04-23	1	-0/+10
\| \|/
\| *	Fixes for OAI4 cell implementation	David Shah	2019-04-23	2	-2/+2
* \|	Remove kernel/cost.cc since master has refactored it	Eddie Hung	2019-04-22	1	-75/+0
* \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-04-22	9	-5/+289
\|\\|
\| *	Add log_debug() framework	Clifford Wolf	2019-04-22	4	-1/+58
\| *	Merge pull request #905 from christian-krieg/feature/python_bindings	Clifford Wolf	2019-04-22	6	-4/+184
\| \|\
\| \| *	Global lists in rtlil.cc are now static objects	Benedikt Tutzer	2019-04-03	1	-10/+10
\| \| *	Added support for changing Yosys namespace	Benedikt Tutzer	2019-04-03	1	-0/+1
\| \| *	Fixed identation	Benedikt Tutzer	2019-04-01	1	-1/+1