aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
Commit message (Collapse)AuthorAgeFilesLines
...
| * | Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-288-20/+291
| | |
| * | kernel/mem: Add read-first semantic emulation code.Marcelina Kościelnicka2022-01-282-0/+116
| | |
| * | kernel/mem: Add functions to emulate read port enable/init/reset signals.Marcelina Kościelnicka2022-01-272-0/+226
| |/
| * logger: fix unmatched expected warnings and errorsZachary Snow2022-01-041-11/+11
| | | | | | | | | | | | | | | | - Prevent unmatched expected error patterns from self-matching - Prevent infinite recursion on unmatched expected warnings - Always print the error message for unmatched error patterns - Add test coverage for all unmatched message types - Add test coverage for excess matched logs and warnings
| * Merge pull request #3111 from whitequark/issue-3110Catherine2021-12-141-1/+2
| |\ | | | | | | Fix null pointer dereference after failing to extract DFF from memory
| | * Fix null pointer dereference after failing to extract DFF from memory.Catherine2021-12-141-1/+2
| | | | | | | | | | | | Fixes #3110.
| * | Hotfix for run_shell auto-detectionClaire Xenia Wolf2021-12-141-0/+3
| |/ | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Fix unused param warning with ENABLE_NDEBUG.Marcelina Kościelnicka2021-12-121-1/+1
| |
| * Added "yosys -r <topmodule>"Claire Xenia Wolf2021-12-103-28/+35
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Use "read" command to parse HDL files from Yosys command-lineClaire Xenia Wolf2021-12-091-4/+8
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * sta: very crude static timing analysis passLofty2021-11-254-17/+64
| | | | | | | | Co-authored-by: Eddie Hung <eddie@fpgeh.com>
| * Make it work on allMiodrag Milanovic2021-11-051-3/+1
| |
| * Removed semicolon from macroMiodrag Milanovic2021-11-051-1/+1
| |
| * dfflegalize: Refactor, add aldff support.Marcelina Kościelnicka2021-10-272-7/+202
| |
| * verilog: use derived module info to elaborate cell connectionsZachary Snow2021-10-253-0/+7
| | | | | | | | | | | | | | | | - Attempt to lookup a derived module if it potentially contains a port connection with elaboration ambiguities - Mark the cell if module has not yet been derived - This can be extended to implement automatic hierarchical port connections in a future change
| * Split out logic for reprocessing an AstModuleRupert Swarbrick2021-10-252-3/+3
| | | | | | | | | | This will enable other features to use same core logic for replacing an existing AstModule with a newly elaborated version.
| * Change implicit conversions from bool to Sig* to explicit.Marcelina Kościelnicka2021-10-211-2/+2
| | | | | | | | Also fixes some completely broken code in extract_reduce.
| * Fix a regression from #3035.Marcelina Kościelnicka2021-10-081-1/+1
| |
| * FfData: some refactoring.Marcelina Kościelnicka2021-10-074-453/+604
| | | | | | | | | | | | | | | | | | | | - FfData now keeps track of the module and underlying cell, if any (so calling emit on FfData created from a cell will replace the existing cell) - FfData implementation is split off to its own .cc file for faster compilation - the "flip FF data sense by inserting inverters in front and after" functionality that zinit uses is moved onto FfData class and beefed up to have dffsr support, to support more use cases
| * Hook up $aldff support in various passes.Marcelina Kościelnicka2021-10-021-2/+41
| |
| * kernel/ff: Refactor FfData to enable FFs with async load.Marcelina Kościelnicka2021-10-024-152/+275
| | | | | | | | | | | | | | | | | | | | - *_en is split into *_ce (clock enable) and *_aload (async load aka latch gate enable), so both can be present at once - has_d is removed - has_gclk is added (to have a clear marker for $ff) - d_is_const and val_d leftovers are removed - async2sync, clk2fflogic, opt_dff are updated to operate correctly on FFs with async load
| * Add $aldff and $aldffe: flip-flops with async load.Marcelina Kościelnicka2021-10-024-0/+130
| |
| * simplemap: refactor to use FfData.Marcelina Kościelnicka2021-10-021-3/+6
| |
| * Add additional check to SigSpecClaire Xenia Wolf2021-09-102-6/+14
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * kernel/mem: Remove old parameter when upgrading $mem to $mem_v2.Marcelina Kościelnicka2021-08-161-0/+1
| | | | | | | | Fixes #2967.
| * Generate an RTLIL representation of bind constructsRupert Swarbrick2021-08-134-1/+116
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This code now takes the AST nodes of type AST_BIND and generates a representation in the RTLIL for them. This is a little tricky, because a binding of the form: bind baz foo_t foo_i (.arg (1 + bar)); means "make an instance of foo_t called foo_i, instantiate it inside baz and connect the port arg to the result of the expression 1+bar". Of course, 1+bar needs a cell for the addition. Where should that cell live? With this patch, the Binding structure that represents the construct is itself an AST::AstModule module. This lets us put the adder cell inside it. We'll pull the contents out and plonk them into 'baz' when we actually do the binding operation as part of the hierarchy pass. Of course, we don't want RTLIL::Binding to contain an AST::AstModule (since kernel code shouldn't depend on a frontend), so we define RTLIL::Binding as an abstract base class and put the AST-specific code into an AST::Binding subclass. This is analogous to the AST::AstModule class.
| * logger: Add -check-expected subcommand.Marcelina Kościelnicka2021-08-121-5/+5
| | | | | | | | | | This allows us to have multiple "expect this warning" calls in a single long script, covering only as many passes as necessary.
| * Add v2 memory cells.Marcelina Kościelnicka2021-08-114-137/+312
| |
| * kernel/mem: Introduce transparency masks.Marcelina Kościelnicka2021-08-112-21/+333
| |
| * Refactor common parts of SAT-using optimizations into a helper.Marcelina Kościelnicka2021-08-093-2/+182
| | | | | | | | | | | | | | | | | | | | | | | | | | This also aligns the functionality: - in all cases, the onehot attribute is used to create appropriate constraints (previously, opt_dff didn't do it at all, and share created one-hot constraints based on $pmux presence alone, which is unsound) - in all cases, shift and mul/div/pow cells are now skipped when importing the SAT problem (previously only memory_share did this) — this avoids creating clauses for hard cells that are unlikely to help with proving the UNSATness needed for optimization
| * memory: Introduce $meminit_v2 cell, with EN input.Marcelina Kościelnicka2021-07-284-6/+52
| |
| * kernel/mem: Add a coalesce_inits helper.Marcelina Kościelnicka2021-07-132-0/+79
| | | | | | | | | | | | | | While this helper is already useful to squash sequential initializations into one in cxxrtl, its main purpose is to squash overlapping masked memory initializations (when they land) and avoid having to deal with them in cxxrtl runtime.
| * kernel/mem: Use delayed removal for inits as well.Marcelina Kościelnicka2021-07-122-4/+20
| |
| * kernel/mem: Add documentation for more helper functions.Marcelina Kościelnicka2021-07-121-0/+34
| |
| * kernel/mem: Commit new values of attributes in emit.Marcelina Kościelnicka2021-07-121-0/+4
| |
| * kernel/mem: Make the Mem helpers inherit from AttrObject.Marcelina Kościelnicka2021-07-121-8/+4
| |
| * rtlil: Make Process handling more uniform with Cell and Wire.Marcelina Kościelnicka2021-07-123-3/+48
| | | | | | | | | | | | - add a backlink to module from Process - make constructor and destructor protected, expose Module functions to add and remove processes
| * Fix WASI build after commit 1d88bea1.whitequark2021-06-191-1/+1
| |
| * pyosys: Clear SIGINT handler after Python loadsgatecat2021-06-161-0/+2
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
| * macos: fix leak in proc_self_dirname()Zachary Snow2021-06-141-1/+3
| |
| * Simplify some RTLIL destructorsRupert Swarbrick2021-06-141-10/+10
| | | | | | | | | | No change in behaviour, but use range-based for loops instead of iterators.
| * opt_expr: Fix mul/div/mod by POT patterns to support >= 32 bits.Marcelina Kościelnicka2021-06-092-0/+35
| | | | | | | | | | The previous code, in addition to being needlessly limitted to 32 bits in the first place, also had UB for the 31th bit (doing 1 << 31).
| * Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-0826-27/+27
| | | | | | | | | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
| * kernel/mem: Recognize some deprecated memory port configs.Marcelina Kościelnicka2021-06-011-0/+10
| | | | | | | | | | | | | | | | | | | | Transparency is meaningless for asynchronous ports, so we assume transparent == false to simplify the code in this case. Likewise, enable is meaningless, and we assume it is const-1. However, turns out that nMigen emits the former, and Verilog frontend emits the latter, so squash these issues when ingesting a $memrd cell. Fixes #2811.
| * Make a few passes auto-call Mem::narrow instead of rejecting wide ports.Marcelina Kościelnicka2021-05-281-0/+3
| | | | | | | | | | | | This essentially adds wide port support for free in passes that don't have a usefully better way of handling wide ports than just breaking them up to narrow ports, avoiding "please run memory_narrow" annoyance.
| * kernel/mem: Add helpers for write port widening.Marcelina Kościelnicka2021-05-272-0/+57
| |
| * kernel/mem: Add sub_addr helpers.Marcelina Kościelnicka2021-05-262-20/+30
| |
| * kernel/mem: Add prepare_wr_merge helper.Marcelina Kościelnicka2021-05-262-0/+27
| |
| * mem/extract_rdff: Fix "no FF made" edge case.Marcelina Kościelnicka2021-05-251-1/+4
| | | | | | | | | | | | | | When converting a sync transparent read port with const address to async read port, nothing at all needs to be done other than clk_enable change, and thus we have no FF cell to return. Handle this case correctly in the helper and in its users.
| * mem/extract_rdff: Add alternate transparency handling.Marcelina Kościelnicka2021-05-251-18/+80
| | | | | | | | | | | | | | | | | | | | When extracting read register from a transparent port that has an enable, reset, or initial value, the usual trick of putting a register on the address instead of data doesn't work. In this case, create soft transparency logic instead. When transparency masks land, this will also be used to handle ports that are transparent to only a subset of write ports.
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-29 01:18:02 +0000