index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
genrtlil: Fix displaying debug info in packages
Kamil Rakoczy
2021-11-10
1
-1
/
+2
*
Add "verific -cfg" command
Claire Xenia Wolf
2021-11-01
1
-2
/
+75
*
Fix verific gclk handling for async-load FFs
Claire Xenia Wolf
2021-10-31
1
-12
/
+67
*
Enable async load dff emit by default in Verific
Miodrag Milanovic
2021-10-27
1
-1
/
+1
*
Revert "Compile option for enabling async load verific support"
Miodrag Milanovic
2021-10-27
1
-4
/
+1
*
verilog: use derived module info to elaborate cell connections
Zachary Snow
2021-10-25
4
-41
/
+291
*
Split out logic for reprocessing an AstModule
Rupert Swarbrick
2021-10-25
2
-24
/
+57
*
Compile option for enabling async load verific support
Miodrag Milanovic
2021-10-25
1
-1
/
+4
*
Fix verific.cc PRIM_DLATCH handling
Claire Xenia Wolf
2021-10-21
1
-1
/
+7
*
Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS}
Claire Xenia Wolf
2021-10-21
1
-4
/
+55
*
Option to disable verific VHDL support
Miodrag Milanovic
2021-10-20
2
-11
/
+45
*
Support PRIM_BUFIF1 primitive
Miodrag Milanovic
2021-10-14
1
-2
/
+2
*
Merge pull request #3039 from YosysHQ/claire/verific_aldff
Claire Xen
2021-10-11
2
-1
/
+91
|
\
|
*
Add Verific adffe/dffsre/aldffe FIXMEs
Claire Xenia Wolf
2021-10-11
1
-0
/
+3
|
*
Fixes and add comments for open FIXME items
Claire Xenia Wolf
2021-10-08
1
-1
/
+34
|
*
Add support for $aldff flip-flops to verific importer
Claire Xenia Wolf
2021-10-08
2
-1
/
+55
*
|
Import module attributes from Verific
Miodrag Milanovic
2021-10-10
1
-0
/
+1
|
/
*
verific set db_infer_set_reset_registers
Miodrag Milanovic
2021-10-04
1
-0
/
+1
*
Specify minimum bison version 3.0+
Zachary Snow
2021-10-01
2
-0
/
+4
*
Merge pull request #3014 from YosysHQ/claire/fix-vgtest
Claire Xen
2021-09-24
1
-0
/
+1
|
\
|
*
Fix TOK_ID memory leak in for_initialization
Zachary Snow
2021-09-23
1
-0
/
+1
*
|
sv: support wand and wor of data types
Zachary Snow
2021-09-21
1
-9
/
+12
*
|
verilog: fix multiple AST_PREFIX scope resolution issues
Zachary Snow
2021-09-21
2
-4
/
+10
|
/
*
verilog: Squash flex-triggered warning.
Marcelina Kościelnicka
2021-09-13
1
-0
/
+2
*
update required verific version
Miodrag Milanovic
2021-09-02
1
-1
/
+1
*
sv: support declaration in generate for initialization
Zachary Snow
2021-08-31
1
-1
/
+95
*
sv: support declaration in procedural for initialization
Zachary Snow
2021-08-30
1
-1
/
+48
*
Make Verific extensions optional
Miodrag Milanovic
2021-08-20
1
-1
/
+6
*
Generate an RTLIL representation of bind constructs
Rupert Swarbrick
2021-08-13
6
-2
/
+193
*
sv: improve support for wire and var with user-defined types
Brett Witherspoon
2021-08-12
1
-11
/
+44
*
Allow optional comma after last entry in enum
Michael Singer
2021-08-09
1
-11
/
+12
*
verilog: Support tri/triand/trior wire types.
Marcelina Kościelnicka
2021-08-06
1
-0
/
+3
*
Require latest verific
Miodrag Milanovic
2021-08-02
1
-1
/
+1
*
genrtlil: add width detection for AST_PREFIX nodes
Zachary Snow
2021-07-29
1
-0
/
+8
*
verilog: save and restore overwritten macro arguments
Zachary Snow
2021-07-28
2
-4
/
+31
*
verilog: Emit $meminit_v2 cell.
Marcelina Kościelnicka
2021-07-28
4
-51
/
+83
*
Update to latest verific
Miodrag Milanovic
2021-07-21
1
-3
/
+3
*
Add support for parsing the SystemVerilog 'bind' construct
Rupert Swarbrick
2021-07-16
5
-4
/
+83
*
sv: fix two struct access bugs
Zachary Snow
2021-07-15
3
-1
/
+10
*
rtlil: Make Process handling more uniform with Cell and Wire.
Marcelina Kościelnicka
2021-07-12
2
-6
/
+2
*
Update to latest Verific with extensions for initial assertions
Miodrag Milanovic
2021-07-09
1
-14
/
+9
*
sv: fix a few struct and enum memory leaks
Zachary Snow
2021-07-06
2
-2
/
+11
*
Merge pull request #2835 from YosysHQ/verific_command
Claire Xen
2021-07-05
1
-0
/
+61
|
\
|
*
Add additional help
Miodrag Milanovic
2021-07-05
1
-0
/
+22
|
*
Support command files in Verific
Miodrag Milanovic
2021-06-16
1
-0
/
+39
*
|
sv: fix up end label checking
Zachary Snow
2021-06-16
1
-7
/
+18
|
/
*
verilog: fix leaking of type names in parser
Xiretza
2021-06-14
1
-0
/
+2
*
verilog: fix wildcard port connections leaking memory
Xiretza
2021-06-14
1
-0
/
+1
*
ast: delete wires and localparams after finishing const evaluation
Xiretza
2021-06-14
1
-0
/
+8
*
verilog: fix leaking ASTNodes
Xiretza
2021-06-14
2
-7
/
+15
[prev]
[next]