| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | mem2reg to preserve user attributes and src | Eddie Hung | 2019-08-21 | 1 | -0/+4 |
| * | Merge pull request #1308 from jakobwenzel/real_params | Clifford Wolf | 2019-08-20 | 1 | -1/+4 |
| |\ |
|
| | * | handle real values when deriving ast modules | Jakob Wenzel | 2019-08-19 | 1 | -1/+4 |
| * | | Fix typo | Eddie Hung | 2019-08-19 | 1 | -1/+1 |
| |/ |
|
| * | Merge branch 'master' into eddie/pr1266_again | whitequark | 2019-08-18 | 4 | -15/+12 |
| |\ |
|
| | * | Merge pull request #1283 from YosysHQ/clifford/fix1255 | Clifford Wolf | 2019-08-17 | 2 | -13/+10 |
| | |\ |
|
| | | * | Fix erroneous ifndef-NDEBUG in verific.cc | Clifford Wolf | 2019-08-17 | 1 | -3/+1 |
| | | * | Remove unused variable | Eddie Hung | 2019-08-16 | 1 | -5/+0 |
| | | * | Fix various NDEBUG compiler warnings, closes #1255 | Clifford Wolf | 2019-08-13 | 2 | -9/+13 |
| | * | | Change signature of parse_blif to take IdString | Eddie Hung | 2019-08-15 | 2 | -2/+2 |
| | |/ |
|
| * / | Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_ad... | Eddie Hung | 2019-08-12 | 1 | -1/+1 |
| |/ |
|
| * | Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER" | David Shah | 2019-08-10 | 1 | -1/+1 |
| * | Merge pull request #1258 from YosysHQ/eddie/cleanup | Clifford Wolf | 2019-08-10 | 8 | -49/+49 |
| |\ |
|
| | * | substr() -> compare() | Eddie Hung | 2019-08-07 | 5 | -12/+12 |
| | * | RTLIL::S{0,1} -> State::S{0,1} | Eddie Hung | 2019-08-07 | 2 | -19/+19 |
| | * | Merge remote-tracking branch 'origin/master' into eddie/cleanup | Eddie Hung | 2019-08-07 | 2 | -38/+36 |
| | |\ |
|
| | * | | stoi -> atoi | Eddie Hung | 2019-08-07 | 3 | -5/+5 |
| | * | | IdString::str().substr() -> IdString::substr() | Eddie Hung | 2019-08-06 | 1 | -1/+1 |
| | * | | Use std::stoi instead of atoi(<str>.c_str()) | Eddie Hung | 2019-08-06 | 3 | -5/+5 |
| | * | | RTLIL::S{0,1} -> State::S{0,1} | Eddie Hung | 2019-08-06 | 1 | -16/+16 |
| | * | | Use State::S{0,1} | Eddie Hung | 2019-08-06 | 1 | -1/+1 |
| * | | | Merge pull request #1261 from YosysHQ/clifford/verific_init | Clifford Wolf | 2019-08-10 | 2 | -7/+60 |
| |\ \ \ |
|
| | * | | | Automatically prune init attributes in verific front-end, fixes #1237 | Clifford Wolf | 2019-08-07 | 2 | -7/+60 |
| | | |/
| |/| |
|
| * | | | Add __STDC_FORMAT_MACROS before <inttypes.h> as per @mithro | Eddie Hung | 2019-08-09 | 1 | -0/+1 |
| * | | | Allow whitebox modules to be overwritten | Eddie Hung | 2019-08-07 | 1 | -1/+1 |
| * | | | Run "clean" on mapped_mod in its own design | Eddie Hung | 2019-08-07 | 2 | -24/+10 |
| |/ / |
|
| * | | Merge pull request #1252 from YosysHQ/clifford/fix1231 | Clifford Wolf | 2019-08-07 | 1 | -15/+2 |
| |\ \ |
|
| | * | | Fix handling of functions/tasks without top-level begin-end block, fixes #1231 | Clifford Wolf | 2019-08-06 | 1 | -15/+2 |
| | |/ |
|
| * | | Merge pull request #1241 from YosysHQ/clifford/jsonfix | David Shah | 2019-08-07 | 1 | -23/+34 |
| |\ \
| |/
|/| |
|
| | * | Update JSON front-end to process new attr/param encoding | Clifford Wolf | 2019-08-01 | 1 | -23/+34 |
| * | | Merge pull request #1239 from mmicko/mingw_fix | Clifford Wolf | 2019-08-02 | 1 | -0/+4 |
| |\ \
| |/
|/| |
|
| | * | Fix formatting for msys2 mingw build using GetSize | Miodrag Milanovic | 2019-08-01 | 1 | -0/+4 |
| * | | Merge pull request #1233 from YosysHQ/clifford/defer | Clifford Wolf | 2019-07-31 | 1 | -1/+2 |
| |\ \
| |/
|/| |
|
| | * | Call "read_verilog" with -defer from "read" | Clifford Wolf | 2019-07-29 | 1 | -1/+2 |
| * | | verilog_lexer: Increase YY_BUF_SIZE to 65536 | David Shah | 2019-07-26 | 1 | -0/+3 |
| |/ |
|
| * | initialize noblackbox and nowb in AstModule::clone | Jakob Wenzel | 2019-07-22 | 1 | -0/+2 |
| * | Fix typo, double "of" | Miodrag Milanovic | 2019-07-16 | 1 | -1/+1 |
| * | Fix missing semicolon in Windows-specific code in aigerparse.cc. | William D. Jones | 2019-07-14 | 1 | -2/+2 |
| * | genrtlil: emit \src attribute on CaseRule. | whitequark | 2019-07-08 | 1 | -0/+1 |
| * | Allow attributes on individual switch cases in RTLIL. | whitequark | 2019-07-08 | 1 | -4/+9 |
| * | Merge pull request #1147 from YosysHQ/clifford/fix1144 | Clifford Wolf | 2019-07-03 | 1 | -81/+14 |
| |\ |
|
| | * | Some cleanups in "ignore specify parser" | Clifford Wolf | 2019-07-03 | 1 | -79/+5 |
| | * | Improve specify dummy parser, fixes #1144 | Clifford Wolf | 2019-06-28 | 1 | -2/+9 |
| | * | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131 | Clifford Wolf | 2019-06-26 | 1 | -1/+1 |
| * | | Fix read_verilog assert/assume/etc on default case label, fixes YosysHQ/Symbi... | Clifford Wolf | 2019-07-02 | 1 | -0/+2 |
| * | | Replace log_assert() with meaningful log_error() | Eddie Hung | 2019-06-28 | 1 | -1/+5 |
| * | | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 1 | -31/+37 |
| * | | Remove unneeded include | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| * | | Merge origin/master | Eddie Hung | 2019-06-27 | 1 | -1/+1 |
| * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-24 | 1 | -0/+12 |
| |\| |
|
