aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | Automatically prune init attributes in verific front-end, fixes #1237Clifford Wolf2019-08-072-7/+60
| | | |/ | | |/|
| * | | Add __STDC_FORMAT_MACROS before <inttypes.h> as per @mithroEddie Hung2019-08-091-0/+1
| * | | Allow whitebox modules to be overwrittenEddie Hung2019-08-071-1/+1
| * | | Run "clean" on mapped_mod in its own designEddie Hung2019-08-072-24/+10
| |/ /
| * | Merge pull request #1252 from YosysHQ/clifford/fix1231Clifford Wolf2019-08-071-15/+2
| |\ \
| | * | Fix handling of functions/tasks without top-level begin-end block, fixes #1231Clifford Wolf2019-08-061-15/+2
| | |/
| * | Merge pull request #1241 from YosysHQ/clifford/jsonfixDavid Shah2019-08-071-23/+34
| |\ \ | | |/ | |/|
| | * Update JSON front-end to process new attr/param encodingClifford Wolf2019-08-011-23/+34
| * | Merge pull request #1239 from mmicko/mingw_fixClifford Wolf2019-08-021-0/+4
| |\ \ | | |/ | |/|
| | * Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-011-0/+4
| * | Merge pull request #1233 from YosysHQ/clifford/deferClifford Wolf2019-07-311-1/+2
| |\ \ | | |/ | |/|
| | * Call "read_verilog" with -defer from "read"Clifford Wolf2019-07-291-1/+2
| * | verilog_lexer: Increase YY_BUF_SIZE to 65536David Shah2019-07-261-0/+3
| |/
| * initialize noblackbox and nowb in AstModule::cloneJakob Wenzel2019-07-221-0/+2
| * Fix typo, double "of"Miodrag Milanovic2019-07-161-1/+1
| * Fix missing semicolon in Windows-specific code in aigerparse.cc.William D. Jones2019-07-141-2/+2
* | Short out async boxEddie Hung2019-07-111-0/+14
* | Missing debug messageEddie Hung2019-07-111-0/+1
* | Small optEddie Hung2019-07-101-2/+1
* | Change how to specify flops to ABC againEddie Hung2019-07-101-10/+6
* | Use split_tokens()Eddie Hung2019-07-101-8/+8
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-103-85/+24
|\|
| * genrtlil: emit \src attribute on CaseRule.whitequark2019-07-081-0/+1
| * Allow attributes on individual switch cases in RTLIL.whitequark2019-07-081-4/+9
| * Merge pull request #1147 from YosysHQ/clifford/fix1144Clifford Wolf2019-07-031-81/+14
| |\
| | * Some cleanups in "ignore specify parser"Clifford Wolf2019-07-031-79/+5
| | * Improve specify dummy parser, fixes #1144Clifford Wolf2019-06-281-2/+9
| | * Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-021-0/+2
|\| |
| * | Fix read_verilog assert/assume/etc on default case label, fixes YosysHQ/Symbi...Clifford Wolf2019-07-021-0/+2
* | | Refactor and cope with new abc_flop formatEddie Hung2019-07-011-9/+21
* | | Fix spacingEddie Hung2019-07-011-1/+1
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-019-77/+189
|\| |
| * | Replace log_assert() with meaningful log_error()Eddie Hung2019-06-281-1/+5
| * | Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-271-31/+37
| * | Remove unneeded includeEddie Hung2019-06-271-3/+0
| * | Merge origin/masterEddie Hung2019-06-271-1/+1
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-241-0/+12
| |\|
| | * Add upto and offset to JSON portsMiodrag Milanovic2019-06-211-0/+12
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-213-6/+19
| |\|
| | * Fix typoMiodrag Milanovic2019-06-211-1/+1
| | * Added JSON upto and offsetClifford Wolf2019-06-211-0/+12
| | * Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-211-0/+1
| | |\
| | | * Make genvar a signed typeEddie Hung2019-06-201-0/+1
| | * | Maintain "is_unsized" state of constantsEddie Hung2019-06-201-6/+6
| | |/
| * | Reduce log_debug spam in parse_xaiger()Eddie Hung2019-06-211-16/+19
| * | Workaround issues exposed by gcc-4.8Eddie Hung2019-06-211-0/+7
| * | Fix broken abc9.v test due to inout being 1'bxEddie Hung2019-06-201-3/+10
| * | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-206-15/+77
| |\|
| | * Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into towo...Clifford Wolf2019-06-201-1/+7
| | |\