aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Expand)AuthorAgeFilesLines
* Replace log_assert() with meaningful log_error()Eddie Hung2019-06-281-1/+5
* Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-271-31/+37
* Remove unneeded includeEddie Hung2019-06-271-3/+0
* Merge origin/masterEddie Hung2019-06-271-1/+1
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-241-0/+12
|\
| * Add upto and offset to JSON portsMiodrag Milanovic2019-06-211-0/+12
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-213-6/+19
|\|
| * Fix typoMiodrag Milanovic2019-06-211-1/+1
| * Added JSON upto and offsetClifford Wolf2019-06-211-0/+12
| * Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-211-0/+1
| |\
| | * Make genvar a signed typeEddie Hung2019-06-201-0/+1
| * | Maintain "is_unsized" state of constantsEddie Hung2019-06-201-6/+6
| |/
* | Reduce log_debug spam in parse_xaiger()Eddie Hung2019-06-211-16/+19
* | Workaround issues exposed by gcc-4.8Eddie Hung2019-06-211-0/+7
* | Fix broken abc9.v test due to inout being 1'bxEddie Hung2019-06-201-3/+10
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-206-15/+77
|\|
| * Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into towo...Clifford Wolf2019-06-201-1/+7
| |\
| | * Unpacked array declaration using sizeTobias Wölfel2019-06-191-1/+7
| * | Add "read_verilog -pwires" feature, closes #1106Clifford Wolf2019-06-195-9/+44
| * | Add defaultvalue attributeClifford Wolf2019-06-191-0/+11
| * | Fix handling of "logic" variables with initial valueClifford Wolf2019-06-191-2/+2
| * | Fixed brojen $error()/$info/$warning() on non-generate blocksUdi Finkelstein2019-06-112-3/+13
| |/
* | Fix issue with part of PI being 1'bxEddie Hung2019-06-201-4/+6
* | CleanupEddie Hung2019-06-161-20/+1
* | Cover __APPLE__ too for little to big endianEddie Hung2019-06-141-4/+7
* | Further cleanup based on @daveshah1Eddie Hung2019-06-141-10/+20
* | Resolve comments from @daveshah1Eddie Hung2019-06-141-2/+2
* | CleanupEddie Hung2019-06-141-7/+3
* | Add TODO to parse_xaigerEddie Hung2019-06-141-0/+1
* | Optimise some moreEddie Hung2019-06-131-58/+53
* | Move ConstEvalAig to aigerparse.ccEddie Hung2019-06-131-3/+161
* | Add ConstEvalAig specialised for AIGsEddie Hung2019-06-131-3/+2
* | parse_xaiger to cope with inoutsEddie Hung2019-06-121-6/+0
* | ConsistencyEddie Hung2019-06-122-2/+2
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-1216-957/+1462
|\|
| * Fix spacing from spaces to tabsEddie Hung2019-06-071-362/+362
| * Fix spacing (entire file is wrong anyway, will fix later)Eddie Hung2019-06-071-3/+3
| * Remove unnecessary std::getline() for ASCIIEddie Hung2019-06-071-3/+0
| * Fix read_aiger -- create zero driver, fix init width, parse 'b'Eddie Hung2019-06-072-13/+52
| * Fixes and cleanups in AST_TECALL handlingClifford Wolf2019-06-073-46/+34
| * Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo...Clifford Wolf2019-06-076-5/+64
| |\
| | * Initial implementation of elaboration system tasksUdi Finkelstein2019-05-036-5/+64
| * | Cleanup tux3-implicit_named_connectionClifford Wolf2019-06-071-1/+1
| * | Merge branch 'implicit_named_connection' of https://github.com/tux3/yosys int...Clifford Wolf2019-06-071-1/+10
| |\ \
| | * | SystemVerilog support for implicit named port connectionstux32019-06-061-9/+17
| * | | Merge pull request #1060 from antmicro/parsing_attr_on_port_connClifford Wolf2019-06-061-10/+14
| |\ \ \ | | |/ / | |/| |
| | * | Fixed memory leak.Maciej Kurc2019-06-051-0/+4
| | * | Added support for parsing attributes on port connections.Maciej Kurc2019-05-311-10/+10
| * | | Only support Symbiotic EDA flavored VerificClifford Wolf2019-06-021-0/+8
| |/ /
| * | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ...Clifford Wolf2019-05-301-0/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 19:07:12 +0000