diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 17:29:45 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 17:38:16 -0700 |
| commit | 014606affe3f1753ac16d2afd684967d72d83746 (patch) | |
| tree | 81d40c59523c214e1d63c50b41adbc8f59f6c49e /frontends | |
| parent | f11c9a419b99563b462356add5446d9fc2dbe2eb (diff) | |
| download | yosys-014606affe3f1753ac16d2afd684967d72d83746.tar.gz yosys-014606affe3f1753ac16d2afd684967d72d83746.tar.bz2 yosys-014606affe3f1753ac16d2afd684967d72d83746.zip | |
Fix issue with part of PI being 1'bx
Diffstat (limited to 'frontends')
| -rw-r--r-- | frontends/aiger/aigerparse.cc | 10 |
1 files changed, 6 insertions, 4 deletions
diff --git a/frontends/aiger/aigerparse.cc b/frontends/aiger/aigerparse.cc index 3b53b0086..ea3315267 100644 --- a/frontends/aiger/aigerparse.cc +++ b/frontends/aiger/aigerparse.cc @@ -947,11 +947,13 @@ void AigerReader::post_process() if (other_wire) { other_wire->port_input = false; other_wire->port_output = false; - if (wire->port_input) - module->connect(other_wire, SigSpec(wire, i)); - else - module->connect(SigSpec(wire, i), other_wire); } + if (wire->port_input && other_wire) + module->connect(other_wire, SigSpec(wire, i)); + else + // Since we skip POs that are connected to Sx, + // re-connect them here + module->connect(SigSpec(wire, i), other_wire ? other_wire : SigSpec(RTLIL::Sx)); } } |