index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
static cast: support changing size and signedness
Kazuki Sakamoto
2020-06-19
2
-0
/
+21
*
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-6
/
+6
*
MSVC does not understand __builtin_unreachable
Anonymous Maarten
2020-06-17
1
-1
/
+1
*
MSVC cannot omit operand in conditional
Anonymous Maarten
2020-06-17
1
-1
/
+1
*
Support packed arrays in struct/union.
Peter Crozier
2020-06-07
1
-5
/
+5
*
Merge branch 'master' into struct
Peter Crozier
2020-06-03
2
-38
/
+56
|
\
|
*
Merge pull request #2033 from boqwxp/cleanup-verilog-lexer
whitequark
2020-05-29
1
-6
/
+5
|
|
\
|
|
*
verilog: Move lexer location variables from global namespace to `VERILOG_FRON...
Alberto Gonzalez
2020-05-06
1
-6
/
+5
|
*
|
Silence spurious warning in Verilog lexer when compiling with GCC
Rupert Swarbrick
2020-05-26
1
-1
/
+3
|
*
|
verilog: move attr from simple_behav_stmt to its children to attach
Eddie Hung
2020-05-25
1
-13
/
+17
|
*
|
verilog: do not warn for attributes on null statements
Eddie Hung
2020-05-25
1
-2
/
+0
|
*
|
verilog: handle empty generate statement by removing gen_stmt_or_null...
Eddie Hung
2020-05-25
1
-7
/
+8
|
*
|
verilog: fix #2037 by permitting (and freeing) attributes on null stmt
Eddie Hung
2020-05-25
1
-1
/
+5
|
*
|
Merge pull request #2057 from YosysHQ/eddie/fix_task_attr
Eddie Hung
2020-05-21
1
-11
/
+9
|
|
\
\
|
|
*
|
Update frontends/verilog/verilog_parser.y
Eddie Hung
2020-05-21
1
-1
/
+1
|
|
*
|
verilog: attributes before task enable (but 13 s/r conflicts)
Eddie Hung
2020-05-14
1
-10
/
+8
|
*
|
|
verilog: default to input in sv mode if task/func has no dir ...
Eddie Hung
2020-05-13
1
-2
/
+10
|
*
|
|
verilog: error out when non-ANSI task/func arguments
Eddie Hung
2020-05-11
1
-1
/
+5
|
|
/
/
*
|
|
Allow structs within structs.
Peter Crozier
2020-05-12
1
-7
/
+18
*
|
|
Generalise structs and add support for packed unions.
Peter Crozier
2020-05-12
2
-18
/
+38
*
|
|
Implement SV structs.
Peter Crozier
2020-05-08
2
-102
/
+186
|
/
/
*
|
Merge pull request #2005 from YosysHQ/claire/fix1990
Claire Wolf
2020-05-07
1
-2
/
+2
|
\
\
|
*
|
Add AST_SELFSZ and improve handling of bit slices
Claire Wolf
2020-05-02
1
-2
/
+2
*
|
|
Merge pull request #2028 from zachjs/master
Eddie Hung
2020-05-06
1
-1
/
+6
|
\
\
\
|
|
_
|
/
|
/
|
|
|
*
|
verilog: allow null gen-if then block
Zachary Snow
2020-05-06
1
-1
/
+6
|
|
/
*
|
Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup
Eddie Hung
2020-05-05
3
-15
/
+15
|
\
\
|
*
|
frontend: cleanup to use more ID::*, more dict<> instead of map<>
Eddie Hung
2020-05-04
3
-15
/
+15
|
|
/
*
|
Merge pull request #2024 from YosysHQ/eddie/primitive_src
Eddie Hung
2020-05-05
1
-1
/
+3
|
\
\
|
*
|
verilog: set src attribute for primitives
Eddie Hung
2020-05-04
1
-1
/
+3
|
|
/
*
/
verilog: fix specify src attribute
Eddie Hung
2020-05-04
1
-18
/
+20
|
/
*
Set Verilog source location for explicit blocks (`begin` ... `end`).
Alberto Gonzalez
2020-04-17
1
-0
/
+1
*
Add Verilog source location information to `AST_POSEDGE` and `AST_NEGEDGE` no...
Alberto Gonzalez
2020-04-17
1
-0
/
+2
*
Add location information to `AST_CONSTANT` nodes.
Alberto Gonzalez
2020-04-16
1
-0
/
+3
*
Merge pull request #1879 from jjj11x/jjj11x/package_decl
whitequark
2020-04-14
1
-1
/
+2
|
\
|
*
support using previously declared types/localparams/params in package
Jeff Wang
2020-04-07
1
-1
/
+2
*
|
verilog: Fix write to deleted object
David Shah
2020-04-12
1
-1
/
+0
|
/
*
Merge pull request #1767 from YosysHQ/eddie/idstrings
Eddie Hung
2020-04-02
1
-27
/
+27
|
\
|
*
kernel: big fat patch to use more ID::*, otherwise ID(*)
Eddie Hung
2020-04-02
1
-5
/
+5
|
*
kernel: use more ID::*
Eddie Hung
2020-04-02
1
-22
/
+22
*
|
Merge pull request #1846 from dh73/ast_fe
Claire Wolf
2020-04-02
1
-0
/
+3
|
\
\
|
|
/
|
/
|
|
*
Replacing log_error for log_file_error due consistency
Diego H
2020-03-31
1
-2
/
+1
|
*
Adding error message for when size (width) of number literal is zero
Diego H
2020-03-30
1
-0
/
+4
*
|
verilog: Add location info for generate constructs
David Shah
2020-04-01
1
-0
/
+6
|
/
*
Merge pull request #1811 from PeterCrozier/typedef_scope
N. Engelhardt
2020-03-30
4
-41
/
+81
|
\
|
*
Inline productions to follow house style.
Peter Crozier
2020-03-27
1
-33
/
+29
|
*
Error duplicate declarations of a typedef name in the same scope.
Peter Crozier
2020-03-24
2
-3
/
+11
|
*
Support module/package/interface/block scope for typedef names.
Peter Crozier
2020-03-23
4
-20
/
+56
*
|
Add support for SystemVerilog-style `define to Verilog frontend
Rupert Swarbrick
2020-03-27
4
-149
/
+578
|
/
*
Build pkg_user_types before parsing in case of changes in the design.
Peter Crozier
2020-03-22
1
-6
/
+3
*
Clear pkg_user_types if no packages following a 'design -reset-vlog'.
Peter
2020-03-22
2
-0
/
+5
[next]