iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Merge pull request #2151 from whitequark/cxxrtl-fix-rzext	whitequark	2020-06-13	1	-2/+2
\|\
\| *	cxxrtl: fix rzext().	whitequark	2020-06-13	1	-2/+2
* \|	Merge pull request #2145 from whitequark/cxxrtl-splitnets	whitequark	2020-06-13	5	-67/+156
\|\ \
\| * \|	cxxrtl: handle multipart signals.	whitequark	2020-06-11	5	-27/+94
\| * \|	cxxrtl: expose RTLIL::{Wire,Memory}->start_offset in debug info.	whitequark	2020-06-11	3	-40/+62
* \| \|	cxxrtl: always inline internal cells and slice/concat operations.	whitequark	2020-06-13	1	-4/+108
\| \|/ \|/\|
* \|	cxxrtl: elide $pmux cells.	whitequark	2020-06-12	1	-30/+16
* \|	cxxrtl: annotate port direction as comments.	whitequark	2020-06-12	1	-1/+8
* \|	cxxrtl: unbuffer output wires of toplevel module.	whitequark	2020-06-12	1	-1/+1
* \|	cxxrtl: simplify unbuffering of input wires.	whitequark	2020-06-12	1	-20/+17
\|/
*	Merge pull request #2141 from whitequark/cxxrtl-cxx11	whitequark	2020-06-10	3	-8/+10
\|\
\| *	cxxrtl: restore C++11 compatibility.	whitequark	2020-06-10	1	-1/+2
\| *	cxxrtl: fix a few gcc warnings.	whitequark	2020-06-10	1	-5/+6
\| *	Fix formatting. NFC.	whitequark	2020-06-10	1	-2/+2
* \|	cxxrtl: disambiguate values/wires and their aliases in debug info.	whitequark	2020-06-10	4	-9/+50
\|/
*	cxxrtl: allow unbuffering without localizing.	whitequark	2020-06-09	1	-40/+74
*	cxxrtl: order -On levels as localize, elide instead of the reverse.	whitequark	2020-06-09	1	-8/+8
*	cxxrtl: factor out -noproc/-noflatten from -O.	whitequark	2020-06-09	1	-17/+36
*	cxxrtl: fix two buggy split_by functions.	whitequark	2020-06-09	2	-14/+16
*	Merge pull request #2126 from whitequark/cxxrtl-non-ext-logic-ops	whitequark	2020-06-09	2	-64/+35
\|\
\| *	cxxrtl: ignore cell input signedness when it is irrelevant.	whitequark	2020-06-09	2	-64/+35
* \|	cxxrtl: add missing namespace.	whitequark	2020-06-09	1	-2/+2
\|/
*	cxxrtl: fix format of hdlnames.	whitequark	2020-06-08	1	-1/+1
*	cxxrtl: don't check immutable values for changes in VCD writer.	whitequark	2020-06-08	1	-4/+10
*	cxxrtl: emit debug information for constant wires.	whitequark	2020-06-08	3	-17/+44
*	cxxrtl: track aliases in VCD writer.	whitequark	2020-06-08	1	-10/+14
*	cxxrtl: emit debug information for alias wires.	whitequark	2020-06-08	1	-3/+55
*	cxxrtl: fix typo in comment. NFC.	whitequark	2020-06-08	1	-4/+4
*	cxxrtl: minor debug-related improvements.	whitequark	2020-06-08	1	-2/+3
*	cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc.	whitequark	2020-06-07	2	-1/+1
*	cxxrtl: add a C API for writing VCD dumps.	whitequark	2020-06-07	5	-2/+204
*	cxxrtl: only write VCD values that were actually updated.	whitequark	2020-06-07	1	-10/+30
*	cxxrtl: add a VCD writer using debug information.	whitequark	2020-06-07	1	-0/+194
*	cxxrtl: add a C API for driving and introspecting designs.	whitequark	2020-06-06	4	-29/+291
*	cxxrtl: generate debug information for non-localized public wires.	whitequark	2020-06-06	2	-2/+131
*	Merge pull request #2110 from BracketMaster/master	whitequark	2020-06-06	1	-1/+1
\|\
\| *	more reasonable numbers for memory	Yehowshua Immanuel	2020-06-04	1	-1/+1
\| *	MacOS has even stricter stack limits in catalina.	Yehowshua Immanuel	2020-06-04	1	-1/+1
* \|	Merge pull request #2113 from whitequark/cxxrtl-fix-sshr	whitequark	2020-06-05	1	-1/+1
\|\ \
\| * \|	cxxrtl: fix implementation of $sshr cell.	whitequark	2020-06-05	1	-1/+1
* \| \|	Merge pull request #2109 from nakengelhardt/btor_internal_names	N. Engelhardt	2020-06-05	1	-5/+5
\|\ \ \ \| \|_\|/ \|/\| \|
\| * \|	btor backend: make not printing internal names default	N. Engelhardt	2020-06-04	1	-5/+5
* \| \|	Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improve	Eddie Hung	2020-06-04	1	-28/+22
\|\ \ \ \| \|/ / \|/\| \|
\| * \|	xaiger: cleanup	Eddie Hung	2020-05-25	1	-28/+22
* \| \|	Add printf format attributes to btorf/infof helper functions	Claire Wolf	2020-06-04	1	-3/+3
* \| \|	btor backend: add option to not include internal names	N. Engelhardt	2020-06-04	1	-33/+42
* \| \|	Merge pull request #2006 from jersey99/signed-in-rtlil-wire	whitequark	2020-06-04	2	-0/+6
\|\ \ \
\| * \| \|	Preserve 'signed'-ness of a verilog wire through RTLIL	Vamsi K Vytla	2020-04-27	2	-0/+6
* \| \| \|	Merge pull request #2082 from YosysHQ/eddie/abc9_scc_fixes	Eddie Hung	2020-06-03	1	-1/+1
\|\ \ \ \ \| \|_\|_\|/ \|/\| \| \|
\| * \| \|	xaiger: promote abc9_keep wires	Eddie Hung	2020-05-25	1	-1/+1
\| \| \|/ \| \|/\|