| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | | Merge pull request #1218 from ZirconiumX/synth_intel_iopads | Clifford Wolf | 2019-07-25 | 1 | -8/+8 | |
| | |\ \ \ \ \ \ | ||||||
| | | * | | | | | | intel: Make -noiopads the default | Dan Ravensloft | 2019-07-24 | 1 | -8/+8 | |
| | | | |_|_|/ / | | |/| | | | | ||||||
| | * | | | | | | Merge pull request #1219 from jakobwenzel/objIterator | Clifford Wolf | 2019-07-25 | 2 | -3/+20 | |
| | |\ \ \ \ \ \ | ||||||
| | | * | | | | | | replaced std::iterator with using statements | Jakob Wenzel | 2019-07-25 | 1 | -6/+6 | |
| | | * | | | | | | made ObjectIterator extend std::iterator | Jakob Wenzel | 2019-07-24 | 2 | -2/+19 | |
| | | |/ / / / / | ||||||
| | * | | | | | | Merge pull request #1224 from YosysHQ/xilinx_fix_ff | Eddie Hung | 2019-07-25 | 1 | -2/+2 | |
| | |\ \ \ \ \ \ | | |_|_|/ / / | |/| | | | | | ||||||
| | | * | | | | | xilinx: Fix missing cell name underscore in cells_map.v | David Shah | 2019-07-25 | 1 | -2/+2 | |
| | * | | | | | | Merge pull request #1222 from koriakin/s6-example | Eddie Hung | 2019-07-24 | 5 | -0/+47 | |
| | |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | | ||||||
| | | * | | | | | Add a simple example for Spartan 6 | Marcin Kościelnicki | 2019-07-24 | 5 | -0/+47 | |
| | |/ / / / / | ||||||
| | * | | | | | Merge pull request #1212 from YosysHQ/eddie/signed_ice40_dsp | Eddie Hung | 2019-07-23 | 3 | -9/+241 | |
| | |\ \ \ \ \ | ||||||
| | | * | | | | | ice40: Fix test_dsp_model.sh | David Shah | 2019-07-19 | 1 | -1/+1 | |
| | | * | | | | | ice40/cells_sim.v: Fix sign of J and K partial products | David Shah | 2019-07-19 | 1 | -5/+7 | |
| | | * | | | | | ice40/cells_sim.v: LSB of A/B only signed in 8x8 mode | David Shah | 2019-07-19 | 1 | -2/+2 | |
| | | * | | | | | Add tests for all combinations of A and B signedness for comb mul | Eddie Hung | 2019-07-19 | 2 | -1/+229 | |
| | | * | | | | | Don't copy ref if exists already | Eddie Hung | 2019-07-19 | 1 | -1/+3 | |
| | | | |_|_|/ | | |/| | | | ||||||
| | * | | | | | Merge pull request #1214 from jakobwenzel/astmod_clone | Eddie Hung | 2019-07-22 | 1 | -0/+2 | |
| | |\ \ \ \ \ | | |_|_|/ / | |/| | | | | ||||||
| | | * | | | | initialize noblackbox and nowb in AstModule::clone | Jakob Wenzel | 2019-07-22 | 1 | -0/+2 | |
| | |/ / / / | ||||||
| | * / / / | Add "stat -tech cmos" | Clifford Wolf | 2019-07-20 | 1 | -2/+29 | |
| | |/ / / | ||||||
| * / / / | Bump abc to fix &mfs bug | Eddie Hung | 2019-07-25 | 1 | -1/+1 | |
| |/ / / | ||||||
| * | | | Merge pull request #1208 from ZirconiumX/intel_cleanups | David Shah | 2019-07-18 | 1 | -29/+14 | |
| |\ \ \ | ||||||
| | * | | | synth_intel: Use stringf | Dan Ravensloft | 2019-07-18 | 1 | -7/+2 | |
| | * | | | synth_intel: s/not family/no family/ | Dan Ravensloft | 2019-07-18 | 1 | -2/+2 | |
| | * | | | synth_intel: revert change to run_max10 | Dan Ravensloft | 2019-07-18 | 1 | -1/+1 | |
| | * | | | intel_synth: Fix help message | Ben Widawsky | 2019-07-18 | 1 | -1/+1 | |
| | * | | | intel_synth: Small code cleanup to remove if ladder | Ben Widawsky | 2019-07-18 | 2 | -29/+11 | |
| | * | | | intel_synth: Make family explicit and match | Ben Widawsky | 2019-07-18 | 1 | -2/+6 | |
| | * | | | intel_synth: Minor code cleanups | Ben Widawsky | 2019-07-18 | 1 | -2/+6 | |
| * | | | | Merge pull request #1207 from ZirconiumX/intel_new_pass_names | David Shah | 2019-07-18 | 1 | -4/+4 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | synth_intel: rename for consistency with #1184 | Dan Ravensloft | 2019-07-18 | 1 | -4/+4 | |
| |/ / / | ||||||
| * | | | Merge pull request #1184 from whitequark/synth-better-labels | Clifford Wolf | 2019-07-18 | 5 | -17/+21 | |
| |\ \ \ | ||||||
| | * | | | synth_ecp5: rename dram to lutram everywhere. | whitequark | 2019-07-16 | 4 | -13/+13 | |
| | * | | | synth_{ice40,ecp5}: more sensible pass label naming. | whitequark | 2019-07-16 | 2 | -5/+9 | |
| * | | | | Merge pull request #1203 from whitequark/write_verilog-zero-width-values | Clifford Wolf | 2019-07-18 | 1 | -1/+2 | |
| |\ \ \ \ | ||||||
| | * | | | | write_verilog: dump zero width constants correctly. | whitequark | 2019-07-16 | 1 | -1/+2 | |
| * | | | | | Remove old $pmux_safe code from write_verilog | Clifford Wolf | 2019-07-17 | 1 | -5/+4 | |
| * | | | | | Merge pull request #1204 from smunaut/fix_1187 | David Shah | 2019-07-17 | 2 | -4/+4 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port map | Sylvain Munaut | 2019-07-16 | 2 | -4/+4 | |
| | | |/ / | |/| | | ||||||
| * | | | | Merge pull request #1202 from YosysHQ/cmp2lut_lut6 | Eddie Hung | 2019-07-16 | 4 | -24/+37 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | gen_lut to return correctly sized LUT mask | Eddie Hung | 2019-07-16 | 1 | -1/+1 | |
| | * | | | Forgot to commit | Eddie Hung | 2019-07-16 | 1 | -0/+7 | |
| | * | | | Add tests for cmp2lut on LUT6 | Eddie Hung | 2019-07-16 | 2 | -23/+29 | |
| |/ / / | ||||||
| * | | | Merge pull request #1188 from YosysHQ/eddie/abc9_push_inverters | Eddie Hung | 2019-07-16 | 2 | -45/+128 | |
| |\ \ \ | ||||||
| | * | | | Add comment | Eddie Hung | 2019-07-13 | 1 | -0/+5 | |
| | * | | | Update test with more accurate LUT mask | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | * | | | duplicate -> clone | Eddie Hung | 2019-07-12 | 1 | -3/+3 | |
| | * | | | More cleanup | Eddie Hung | 2019-07-12 | 1 | -8/+2 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -29/+51 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -10/+4 | |
| | * | | | Cleanup | Eddie Hung | 2019-07-12 | 1 | -15/+24 | |
| | * | | | More cleanup | Eddie Hung | 2019-07-12 | 1 | -11/+10 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |