aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Update issue_template.mdClaire Xen2021-02-271-1/+1
|
* Add tests for $countbitsMichael Singer2021-02-262-0/+76
|
* Implement $countones, $isunknown and $onehot{,0}Michael Singer2021-02-261-0/+28
|
* Implement $countbits functionMichael Singer2021-02-261-0/+59
|
* Extend simplify() recursion warningZachary Snow2021-02-261-1/+1
|
* Bump versionMarcelina Kościelnicka2021-02-261-1/+1
|
* Merge pull request #2554 from hzeller/masterwhitequark2021-02-251-6/+17
|\ | | | | Fix digit-formatting calculation for small numbers.
| * Provide an integer implementation of decimal_digits().Henner Zeller2021-02-011-2/+9
| | | | | | | | Signed-off-by: Henner Zeller <h.zeller@acm.org>
| * Fix digit-formatting calculation for small numbers.Henner Zeller2021-01-211-6/+10
| | | | | | | | | | | | | | | | | | | | | | | | Calling log10() on zero causes a non-sensical value to be calculated. On some compile options, I've observed yosys crashing with an illegal instruction (SIGILL). To make it safe, fix the calculation to do a range check; wrap it a decimal_digits() function, and use it where the previous ceil(log10(n)) call was used. As a side, it also improves readability. Signed-off-by: Henner Zeller <h.zeller@acm.org>
* | btor, smt2, smv: Add a hint on how to deal with funny FF types.Marcelina Kościelnicka2021-02-253-3/+42
| |
* | Fix handling of unique/unique0/priority cases in the frontend.Marcelina Kościelnicka2021-02-252-15/+16
| | | | | | | | | | | | | | | | | | | | Basically: - priority converts to (* full_case *) - unique0 converts to (* parallel_case *) - unique converts to (* parallel_case, full_case *) Fixes #2596.
* | Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and ↵TimRudy2021-02-243-2/+445
| | | | | | | | turn-off (#2566)
* | Merge pull request #2607 from zachjs/logger-error-atexitwhitequark2021-02-241-3/+3
|\ \ | | | | | | Fix double-free on unmatched logger error pattern
| * | Fix double-free on unmatched logger error patternZachary Snow2021-02-231-3/+3
|/ / | | | | | | | | | | | | When an expected logger error pattern is unmatched, the logger raises another (hidden) error. Because of the previous ordering of actions, `logv_error_with_prefix()` would inadvertently invoke `yosys_atexit()` twice, causing a double-free.
* | Add tests for some common techmap files.Marcelina Kościelnicka2021-02-243-0/+50
| |
* | Fix syntax error in adff2dff.vMarcelina Kościelnicka2021-02-241-1/+1
| | | | | | | | Fixes #2600.
* | frontend: Make helper functions for printing locations.Marcelina Kościelnicka2021-02-234-57/+71
| |
* | Merge pull request #2594 from zachjs/func-arg-widthwhitequark2021-02-2310-47/+124
|\ \ | | | | | | verilog: fix sizing of constant args for tasks/functions
| * | verilog: fix sizing of constant args for tasks/functionsZachary Snow2021-02-2110-47/+124
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Simplify synthetic localparams for normal calls to update their width - This step was inadvertently removed alongside `added_mod_children` - Support redeclaration of constant function arguments - `eval_const_function` never correctly handled this, but the issue was not exposed in the existing tests until the recent change to always attempt constant function evaluation when all-const args are used - Check asserts in const_arg_loop and const_func tests - Add coverage for width mismatch error cases
* | | int -> boolRobert Baruch2021-02-231-2/+2
| | |
* | | Adds is_wire to SigBit and SigChunkRobert Baruch2021-02-231-0/+3
| | | | | | | | | Useful for PYOSYS because Python can't easily check wire against NULL.
* | | machxo2: Switch to LUT4 sim model which propagates less undefined/don't care ↵William D. Jones2021-02-232-12/+6
| | | | | | | | | | | | values.
* | | machxo2: Update tribuf test to reflect active-low OE.William D. Jones2021-02-231-1/+2
| | |
* | | machxo2: Add experimental status to help.William D. Jones2021-02-231-1/+1
| | |
* | | machxo2: Add DCCA and DCMA blackbox primitives.William D. Jones2021-02-231-0/+17
| | |
* | | machxo2: Fix reversed interpretation of REG_SD config bits.William D. Jones2021-02-231-2/+2
| | |
* | | machxo2: Tristate is active-low.William D. Jones2021-02-232-5/+5
| | |
* | | machxo2: Fix typos in FACADE_FF sim model.William D. Jones2021-02-231-5/+4
| | |
* | | machxo2: Fix naming of TRELLIS_IO ports to match PIO pins in routing graph.William D. Jones2021-02-232-6/+6
| | |
* | | machxo2: Improve help_mode output in synth_machxo2.William D. Jones2021-02-231-5/+5
| | |
* | | machxo2: Use attrmvcp pass to move LOC and src attributes from ports/wires ↵William D. Jones2021-02-232-1/+17
| | | | | | | | | | | | to IO cells.
* | | machxo2: Add missing OSCH oscillator primitive.William D. Jones2021-02-231-0/+10
| | |
* | | machxo2: Add believed-to-be-correct tribuf test.William D. Jones2021-02-231-0/+9
| | |
* | | machxo2: Add passing fsm, mux, and shifter tests.William D. Jones2021-02-233-0/+65
| | |
* | | machxo2: Add add_sub test. Fix tests to include FACADE_IO primitives.William D. Jones2021-02-233-3/+11
| | |
* | | machxo2: Add -noiopad option to synth_machxo2.William D. Jones2021-02-231-2/+11
| | |
* | | machxo2: Use correct INITVAL for LUT1 in FACADE_SLICE.William D. Jones2021-02-231-1/+1
| | |
* | | machxo2: Fix cells_sim typo where OFX1 was multiply-driven.William D. Jones2021-02-231-1/+1
| | |
* | | machxo2: synth_machxo2 now maps ports to FACADE_IO.William D. Jones2021-02-232-0/+12
| | |
* | | machxo2: Add initial value for Q in FACADE_FF.William D. Jones2021-02-231-0/+2
| | |
* | | machxo2: Add FACADE_IO simulation model. More comments on models.William D. Jones2021-02-231-0/+25
| | |
* | | machxo2: Add FACADE_SLICE simulation model.William D. Jones2021-02-231-0/+83
| | |
* | | machxo2: Improve FACADE_FF simulation model.William D. Jones2021-02-231-12/+20
| | |
* | | machxo2: Improve LUT4 techmap. Use same output port name for LUT4 as Lattice.William D. Jones2021-02-232-4/+4
| | |
* | | machxo2: Add dffe test.William D. Jones2021-02-231-0/+9
| | |
* | | machxo2: Add dff.ys test, fix another cells_map.v typo.William D. Jones2021-02-232-1/+11
| | |
* | | machxo2: Fix more oversights in machxo2 models. logic.ys test passes.William D. Jones2021-02-232-2/+6
| | |
* | | machxo2: Add test/arch/machxo2 directory (test does not pass).William D. Jones2021-02-234-0/+15
| | |
* | | machxo2: Fix typos. test/arch/run-test.sh passes.William D. Jones2021-02-232-2/+2
| | |
* | | machxo2: Create basic techlibs and synth_machxo2 pass.William D. Jones2021-02-234-0/+320
| | |