iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26	62	-1213/+1234
*	Cosmetic fixes for "make abc"	Clifford Wolf	2014-07-26	1	-2/+3
*	Added "Checklist for adding internal cell types"	Clifford Wolf	2014-07-26	1	-2/+26
*	Added copy-constructor-like module->addCell(name, other) method	Clifford Wolf	2014-07-26	4	-20/+17
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25	35	-582/+259
*	Various RTLIL::SigSpec related code cleanups	Clifford Wolf	2014-07-25	4	-47/+55
*	Added RTLIL::SigSpec is_chunk()/as_chunk() API	Clifford Wolf	2014-07-25	2	-0/+20
*	Added "make vgtest"	Clifford Wolf	2014-07-25	1	-0/+5
*	Fixed two memory leaks in ast simplify	Clifford Wolf	2014-07-25	1	-1/+6
*	Renamed some of the test cases in tests/simple to avoid name collisions	Clifford Wolf	2014-07-25	15	-30/+30
*	Fixed memory corruption in "opt_reduce" pass	Clifford Wolf	2014-07-25	1	-5/+7
*	Disabled cover() for non-linux builds	Clifford Wolf	2014-07-25	3	-4/+8
*	Added more stuff to checklist	Clifford Wolf	2014-07-25	1	-0/+4
*	Updated verific build/test instructions	Clifford Wolf	2014-07-25	2	-13/+11
*	Improvements in "cover" command	Clifford Wolf	2014-07-25	1	-11/+37
*	Removed Minisat dependency on zlib	Clifford Wolf	2014-07-25	5	-13/+43
*	Added more stuff to the checklist	Clifford Wolf	2014-07-25	1	-1/+13
*	Fixed typo in cover id	Clifford Wolf	2014-07-25	1	-1/+1
*	Added "make clean-abc"	Clifford Wolf	2014-07-25	1	-0/+4
*	Further improved "make" prettiness	Clifford Wolf	2014-07-25	1	-5/+10
*	Replaced more old SigChunk programming patterns	Clifford Wolf	2014-07-24	17	-104/+101
*	Updated ABC to hg id "b1e63d18768d"	Clifford Wolf	2014-07-24	1	-1/+1
*	Added cover() calls to opt_const	Clifford Wolf	2014-07-24	1	-9/+45
*	Added cover_list() API	Clifford Wolf	2014-07-24	2	-2/+46
*	Added "make SMALL=1"	Clifford Wolf	2014-07-24	2	-1/+30
*	Now "make PRETTY=1" is the default setting	Clifford Wolf	2014-07-24	1	-5/+7
*	Added percentage display to "make PRETTY=1"	Clifford Wolf	2014-07-24	1	-1/+3
*	Added "make PRETTY=1"	Clifford Wolf	2014-07-24	6	-36/+54
*	Added "cover" command	Clifford Wolf	2014-07-24	8	-34/+175
*	Some improvements in SigSpec packing/unpacking and checking	Clifford Wolf	2014-07-24	1	-8/+29
*	Now using a dedicated ELF section for all coverage counters	Clifford Wolf	2014-07-24	3	-26/+21
*	Small changes regarding cover() and check() in SigSpec	Clifford Wolf	2014-07-24	2	-10/+9
*	Renamed RELEASE_CHECKLIST -> CHECKLIST	Clifford Wolf	2014-07-24	1	-0/+5
*	Added support for YOSYS_COVER_FILE env variable	Clifford Wolf	2014-07-24	2	-3/+12
*	Added cover() calls to RTLIL::SigSpec methods	Clifford Wolf	2014-07-24	1	-5/+93
*	Added support for YOSYS_COVER_DIR env variable	Clifford Wolf	2014-07-24	1	-0/+26
*	Added cover() API	Clifford Wolf	2014-07-24	2	-0/+35
*	Added RELEASE_CHECKLIST	Clifford Wolf	2014-07-24	1	-0/+87
*	Added "make config-gcc-4.7"	Clifford Wolf	2014-07-24	1	-0/+9
*	Added "make vloghtb"	Clifford Wolf	2014-07-24	1	-0/+3
*	Added hashing to RTLIL::SigSpec relational and equal operators	Clifford Wolf	2014-07-23	2	-17/+71
*	Disabled RTLIL::SigSpec::check() in release builds	Clifford Wolf	2014-07-23	1	-0/+2
*	Fixed release build	Clifford Wolf	2014-07-23	1	-0/+2
*	Various fixes in Verific frontend for new RTLIL API	Clifford Wolf	2014-07-23	2	-27/+55
*	Added RTLIL::SigSpec::repeat()	Clifford Wolf	2014-07-23	2	-0/+10
*	Various small fixes (from gcc compiler warnings)	Clifford Wolf	2014-07-23	2	-5/+5
*	Removed RTLIL::SigSpec::optimize()	Clifford Wolf	2014-07-23	24	-181/+15
*	Turned RTLIL::SigSpec::optimize() to a no-op: a packed SigSpec is now always ...	Clifford Wolf	2014-07-23	1	-7/+42
*	Fixed manual/CHAPTER_Prog/stubnets.cc	Clifford Wolf	2014-07-23	1	-2/+2
*	Removed RTLIL::SigSpec::expand() method	Clifford Wolf	2014-07-23	16	-429/+231