aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #1117 from bwidawsk/more-homeClifford Wolf2019-06-212-0/+5
|\ | | | | Add a few more filename rewrites
| * Add a few more filename rewritesBen Widawsky2019-06-202-0/+5
| | | | | | | | | | | | | | | | | | | | This now allows a full pipeline to work, something such as: yosys -p "synth_ecp5 -json ~/work/fpga/prjtrellis/examples/ecp5_evn/blinky.v" Otherwise, you will get something along the lines of: ERROR: Can't open output file `~/work/fpga/prjtrellis/examples/ecp5_evn/blinky.v' for writing: No such file or directory Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* | Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-212-0/+12
|\ \ | | | | | | Make genvar a signed type
| * | Add testEddie Hung2019-06-201-0/+11
| | |
| * | Make genvar a signed typeEddie Hung2019-06-201-0/+1
| | |
* | | Merge pull request #1116 from YosysHQ/eddie/fix1115Clifford Wolf2019-06-213-7/+41
|\ \ \ | | | | | | | | Sign extend unsized 'bx and 'bz values
| * | | Add CHANGELOG entryEddie Hung2019-06-201-1/+2
| | | |
| * | | Extend sign extension testsEddie Hung2019-06-201-4/+16
| | | |
| * | | Maintain "is_unsized" state of constantsEddie Hung2019-06-201-6/+6
| | | |
| * | | Revert "Fix sign extension when sign is 1'bx"Eddie Hung2019-06-201-1/+1
| | | | | | | | | | | | | | | | This reverts commit 0221f3e1c5b427678c5679027ee47ec7c0b8321d.
| * | | Remove leftover commentEddie Hung2019-06-201-3/+0
| | | |
| * | | Add testEddie Hung2019-06-201-0/+24
| | | |
| * | | Fix sign extension when sign is 1'bxEddie Hung2019-06-201-1/+1
| |/ /
* / / Fix gcc invalidation behaviour for write_aigerEddie Hung2019-06-201-1/+2
|/ /
* | Fix typo, fixes #1095Clifford Wolf2019-06-201-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Improve shregmap help message, fixes #1113Clifford Wolf2019-06-201-0/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Update some .gitignore filesClifford Wolf2019-06-202-3/+3
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Fix typoClifford Wolf2019-06-201-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge branch 'towoe-unpacked_arrays'Clifford Wolf2019-06-202-1/+23
|\ \ | |/ |/|
| * Add proper test for SV-style arraysClifford Wolf2019-06-203-6/+16
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into ↵Clifford Wolf2019-06-203-1/+13
|/| | | | | | | towoe-unpacked_arrays
| * Unpacked array declaration using sizeTobias Wölfel2019-06-193-1/+13
| | | | | | | | | | | | | | | | Allows fixed-sized array dimension specified by a single number. This commit is based on the work from PeterCrozier https://github.com/YosysHQ/yosys/pull/560. But is split out of the original work.
* | Merge pull request #1111 from acw1251/help_summary_fixesEddie Hung2019-06-194-6/+6
|\ \ | | | | | | Fixed the help summary line for a few commands
| * | Fixed small typo in ice40_unlut help summaryacw12512019-06-191-1/+1
| | |
| * | Fixed the help summary line for a few commandsacw12512019-06-194-6/+6
|/ /
* | Fix bug in #1078, add entry to CHANGELOGEddie Hung2019-06-192-3/+4
| |
* | Merge pull request #1109 from YosysHQ/clifford/fix1106Clifford Wolf2019-06-196-9/+48
|\ \ | | | | | | Add "read_verilog -pwires" feature
| * | Add "read_verilog -pwires" feature, closes #1106Clifford Wolf2019-06-196-9/+48
|/ / | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #1105 from YosysHQ/clifford/fixlogicinitClifford Wolf2019-06-195-16/+92
|\ \ | | | | | | Improve handling of initial/default values
| * | Add defvalue test, minor autotest fixes for .sv filesClifford Wolf2019-06-192-14/+37
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Use input default values in hierarchy passClifford Wolf2019-06-191-0/+38
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Add defaultvalue attributeClifford Wolf2019-06-192-0/+15
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Fix handling of "logic" variables with initial valueClifford Wolf2019-06-191-2/+2
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Make tests/aiger less chattyClifford Wolf2019-06-191-4/+6
|/ / | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #1100 from bwidawsk/homeClifford Wolf2019-06-195-0/+8
|\ \ | | | | | | Support ~ in filename parsing
| * | Support filename rewrite in backendsBen Widawsky2019-06-184-0/+4
| | | | | | | | | | | | Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
| * | Support ~ for home directoryBen Widawsky2019-06-181-0/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is tested on Linux only v2: Wrap functioanlity in ifndef _WIN32 (eddiehung) Find '~/' instead of '~' (cliffordwolf) Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* | | Merge pull request #1104 from whitequark/case-semanticsClifford Wolf2019-06-192-1/+40
|\ \ \ | |/ / |/| | Clarify switch/case semantics in RTLIL
| * | Explain exact semantics of switch and case rules in the manual.whitequark2019-06-191-0/+12
| | |
| * | In RTLIL::Module::check(), check process invariants.whitequark2019-06-191-1/+28
|/ /
* | Merge pull request #1086 from udif/pr_elab_sys_tasks2Clifford Wolf2019-06-182-3/+13
|\ \ | |/ |/| Fixed broken $error()/$info/$warning() on non-generate blocks (within always/initial blocks)
| * Fixed brojen $error()/$info/$warning() on non-generate blocksUdi Finkelstein2019-06-112-3/+13
| | | | | | | | (within always/initial blocks)
* | Add timescale and generated-by header to yosys-smtbmc MkVcdClifford Wolf2019-06-161-0/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #829 from abdelrahmanhosny/masterSerge Bazanski2019-06-132-0/+46
|\ \ | |/ |/| Dockerfile for Yosys
| * address review commentsAbdelrahman2019-03-011-23/+9
| |
| * add dockerignore fileAbdelrahman2019-02-261-0/+13
| |
| * dockerize yosysAbdelrahman2019-02-261-0/+47
| |
* | Add some more commentsEddie Hung2019-06-101-1/+6
| |
* | Merge pull request #1082 from corecode/u4kDavid Shah2019-06-101-0/+24
|\ \ | | | | | | ice40/cells_sim.v: Add support for RGB_DRV/LED_DRV_CUR for u4k
| * | ice40/cells_sim.v: Add support for RGB_DRV/LED_DRV_CUR for u4kSimon Schubert2019-06-101-0/+24
|/ /