diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-19 09:51:11 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-19 09:51:11 -0700 |
| commit | 96ade549932ca48d0e1d3b99389129cdc37524a0 (patch) | |
| tree | df554391c3f2c867339fcdaa07e39bdba8c97cec | |
| parent | 8395f837c33a1f08ed67995ef8274219b0af27c8 (diff) | |
| download | yosys-96ade549932ca48d0e1d3b99389129cdc37524a0.tar.gz yosys-96ade549932ca48d0e1d3b99389129cdc37524a0.tar.bz2 yosys-96ade549932ca48d0e1d3b99389129cdc37524a0.zip | |
Fix bug in #1078, add entry to CHANGELOG
| -rw-r--r-- | CHANGELOG | 1 | ||||
| -rw-r--r-- | passes/techmap/muxcover.cc | 6 |
2 files changed, 4 insertions, 3 deletions
@@ -17,6 +17,7 @@ Yosys 0.8 .. Yosys 0.8-dev - Added "rename -src" - Added "equiv_opt" pass - Added "read_aiger" frontend + - Extended "muxcover -mux{4,8,16}=<cost>" - "synth_xilinx" to now infer hard shift registers, using new "shregmap -tech xilinx" diff --git a/passes/techmap/muxcover.cc b/passes/techmap/muxcover.cc index 32102436d..8e44be148 100644 --- a/passes/techmap/muxcover.cc +++ b/passes/techmap/muxcover.cc @@ -610,7 +610,7 @@ struct MuxcoverPass : public Pass { use_mux4 = true; if (arg.size() > 5) { if (arg[5] != '=') break; - cost_mux4 = atoi(arg.substr(5).c_str()); + cost_mux4 = atoi(arg.substr(6).c_str()); } continue; } @@ -618,7 +618,7 @@ struct MuxcoverPass : public Pass { use_mux8 = true; if (arg.size() > 5) { if (arg[5] != '=') break; - cost_mux8 = atoi(arg.substr(5).c_str()); + cost_mux8 = atoi(arg.substr(6).c_str()); } continue; } @@ -626,7 +626,7 @@ struct MuxcoverPass : public Pass { use_mux16 = true; if (arg.size() > 6) { if (arg[6] != '=') break; - cost_mux16 = atoi(arg.substr(6).c_str()); + cost_mux16 = atoi(arg.substr(7).c_str()); } continue; } |