aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* xc7: Map combinational DSP48E1sDavid Shah2019-07-084-7/+77
| | | | Signed-off-by: David Shah <dave@ds0.me>
* mul2dsp: Fix typoDavid Shah2019-07-081-1/+1
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Add mul2dsp multiplier splitting rule and ECP5 mappingDavid Shah2019-07-085-2/+280
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-07-024-3/+27
|\
| * Merge pull request #1150 from YosysHQ/eddie/script_from_wireEddie Hung2019-07-023-8/+60
| |\ | | | | | | Add "script -select [selection]" to allow commands to be taken from wires
| * \ Merge pull request #1153 from YosysHQ/dave/fix_multi_muxDavid Shah2019-07-023-3/+25
| |\ \ | | | | | | | | memory_dff: Fix checking of feedback mux input when more than one mux
| | * | memory_dff: Fix checking of feedback mux input when more than one muxDavid Shah2019-07-023-3/+25
| |/ / | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | Fix read_verilog assert/assume/etc on default case label, fixes ↵Clifford Wolf2019-07-021-0/+2
| | | | | | | | | | | | | | | | | | YosysHQ/SymbiYosys#53 Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge remote-tracking branch 'origin/eddie/script_from_wire' into xc7muxEddie Hung2019-07-023-10/+13
|\ \ \ | | |/ | |/|
| * | Update test for Pass::call_on_module()Eddie Hung2019-07-021-1/+1
| | |
| * | Use Pass::call_on_module() as per @cliffordwolf commentsEddie Hung2019-07-021-1/+1
| | |
| * | Update test tooEddie Hung2019-07-021-2/+2
| | |
| * | script -select -> script -scriptwireEddie Hung2019-07-022-6/+6
| | |
| * | SpaceEddie Hung2019-07-011-0/+1
| | |
| * | Move CHANGELOG entry from yosys-0.8 to 0.9Eddie Hung2019-07-011-7/+1
| | |
| * | Merge branch 'master' into eddie/script_from_wireEddie Hung2019-07-014-5/+15
| |\|
| * | Merge branch 'master' into eddie/script_from_wireEddie Hung2019-06-281-1/+1
| |\ \
| * | | Try command in another moduleEddie Hung2019-06-281-0/+3
| | | |
* | | | Fix $__XILINX_MUXF78 box timingEddie Hung2019-07-011-1/+1
| | | |
* | | | Revert "Fix broken MUXFx box, use MUXF7x2 box instead"Eddie Hung2019-07-013-37/+36
| | | | | | | | | | | | | | | | This reverts commit a9a140aa6c84e71edc1a244cfe363400c7e09d90.
* | | | Fix broken MUXFx box, use MUXF7x2 box insteadEddie Hung2019-07-013-36/+37
| | | |
* | | | SpaceEddie Hung2019-07-011-0/+1
| | | |
* | | | Move wide mux from yosys-0.8 to 0.9Eddie Hung2019-07-011-8/+2
| | | |
* | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-07-011-5/+11
|\ \ \ \ | | |_|/ | |/| |
| * | | Move abc9 from yosys-0.8 to yosys-0.9 in CHANGELOGEddie Hung2019-07-011-5/+11
| | | |
| * | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-07-013-0/+4
| |\ \ \ | | |_|/ | |/| |
| * | | autotest.sh to define _AUTOTB when test_autotbEddie Hung2019-06-281-1/+1
| | | |
* | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-294-16/+10
|\ \ \ \ | | |/ / | |/| |
| * | | install *_nowide.lut filesEddie Hung2019-06-292-0/+3
| | | |
| * | | Merge pull request #1149 from gsomlo/gls-1098-abcext-fixupEddie Hung2019-06-281-0/+1
| |\ \ \ | | |/ / | |/| | Make abc9 pass aware of optional ABCEXTERNAL override
| | * | Make abc9 pass aware of optional ABCEXTERNAL overrideGabriel L. Somlo2019-06-281-0/+1
| | | | | | | | | | | | | | | | Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
* | | | autotest.sh to define _AUTOTB when test_autotbEddie Hung2019-06-281-1/+1
| | | |
* | | | Merge remote-tracking branch 'origin/eddie/script_from_wire' into xc7muxEddie Hung2019-06-283-8/+62
|\ \ \ \ | | |_|/ | |/| |
| * | | Add to CHANGELOGEddie Hung2019-06-281-0/+6
| | | |
| * | | Support ability for "script -select" to take commands from wiresEddie Hung2019-06-281-8/+39
| | | |
| * | | Add testEddie Hung2019-06-281-0/+17
| |/ /
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-280-0/+0
|\| |
| * | Replace log_assert() with meaningful log_error()Eddie Hung2019-06-281-1/+5
| | |
| * | Remove peepopt call in synth_xilinx since already in synth -run coarseEddie Hung2019-06-281-5/+0
| |/
* | Restore $__XILINX_MUXF78 const optimisationEddie Hung2019-06-281-24/+24
| |
* | Clean up trimming leading 1'bx in A during techmappnigEddie Hung2019-06-281-15/+9
| |
* | Fix CARRY4 abc_box_idEddie Hung2019-06-281-1/+1
| |
* | Replace log_assert() with meaningful log_error()Eddie Hung2019-06-281-1/+5
| |
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-281-0/+3
|\|
| * Add missing CHANGELOG entriesEddie Hung2019-06-281-0/+3
| |
* | Update CHANGELOG with -widemuxEddie Hung2019-06-281-1/+1
| |
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-280-0/+0
|\|
| * Fix spacingEddie Hung2019-06-281-2/+2
| |
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-2822-171/+335
|\|
| * Merge pull request #1098 from YosysHQ/xaigEddie Hung2019-06-2845-247/+3642
| |\ | | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)