aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* specify: system timing checks to accept min:typ:max tripleEddie Hung2020-02-134-16/+52
* verilog: fix $specify3 checkEddie Hung2020-02-132-7/+18
* Merge pull request #1694 from rqou/json_compat_fixClaire Wolf2020-02-131-3/+3
|\
| * json: Change compat mode to directly emit ints <= 32 bitsR. Ou2020-02-091-3/+3
* | Merge pull request #1679 from thasti/delay-parsingN. Engelhardt2020-02-132-2/+7
|\ \
| * | add testcase for #1614Stefan Biereigel2020-02-031-0/+5
| * | correct wire declaration grammar for #1614Stefan Biereigel2020-02-031-2/+2
* | | abc9: cleanupEddie Hung2020-02-102-41/+41
* | | Merge pull request #1670 from rodrigomelo9/masterEddie Hung2020-02-107-3/+152
|\ \ \
| * | | Added 'set -e' into tests/memfile/run-test.shRodrigo Alejandro Melo2020-02-061-0/+20
| * | | Modified $readmem[hb] to use '\' or '/' according the OSRodrigo Alejandro Melo2020-02-061-1/+6
| * | | Merge branch 'master' into masterRodrigo A. Melo2020-02-0310-4/+367
| |\ \ \
| * \ \ \ Merge branch 'master' of https://github.com/YosysHQ/yosysRodrigo Alejandro Melo2020-02-0312-112/+369
| |\ \ \ \
| * | | | | Replaced strlen by GetSize into simplify.ccRodrigo Alejandro Melo2020-02-031-2/+2
| * | | | | Removed 'synth' into tests/memfile/run-test.shRodrigo Alejandro Melo2020-02-021-8/+8
| * | | | | Added content1.dat into tests/memfileRodrigo Alejandro Melo2020-02-022-21/+81
| * | | | | Removed a line jump into the CHANGELOGRodrigo Alejandro Melo2020-02-011-3/+2
| * | | | | Added tests/memfile to 'make test' with an extra testcaseRodrigo Alejandro Melo2020-02-012-16/+11
| * | | | | Added a test for the Memory Content File inclusion using $readmembRodrigo Alejandro Melo2020-02-013-0/+63
| * | | | | Fixed a bug in the new feature of $readmem[hb] when an empty string is providedRodrigo Alejandro Melo2020-02-011-1/+1
| * | | | | Modified the new search for files of $readmem[hb] to be backward compatibleRodrigo Alejandro Melo2020-01-311-3/+7
| * | | | | $readmem[hb] file inclusion is now relative to the Verilog fileRodrigo Alejandro Melo2020-01-312-2/+4
* | | | | | Merge pull request #1669 from thasti/pyosys-attrsN. Engelhardt2020-02-101-2/+38
|\ \ \ \ \ \
| * | | | | | remove namespace mention from inheritance informationStefan Biereigel2020-02-031-1/+1
| * | | | | | expose polymorphism through python wrappersStefan Biereigel2020-02-031-2/+8
| * | | | | | add inheritance for pywrap generatorsStefan Biereigel2020-01-301-0/+30
| | |_|_|/ / | |/| | | |
* | | | | | Merge pull request #1695 from whitequark/manual-explain-wire-upto-offsetwhitequark2020-02-091-0/+7
|\ \ \ \ \ \ | |_|_|_|_|/ |/| | | | |
| * | | | | manual: explain RTLIL::Wire::{upto,offset}.whitequark2020-02-091-0/+7
|/ / / / /
* | | | | Remove unnecessary commaEddie Hung2020-02-071-3/+2
* | | | | Merge pull request #1687 from YosysHQ/eddie/fix_ystestsEddie Hung2020-02-072-9/+7
|\ \ \ \ \
| * | | | | techmap: fix shiftx2mux decompositionEddie Hung2020-02-071-8/+6
| * | | | | Fix misc.abc9.abc9_abc9_lutsEddie Hung2020-02-071-1/+1
|/ / / / /
* | | | | xilinx: Add support for LUT RAM on LUT4-based devices.Marcin Kościelnicki2020-02-075-27/+42
* | | | | xilinx: Initial support for LUT4 devices.Marcin Kościelnicki2020-02-076-54/+235
* | | | | Merge pull request #1685 from dh73/gowinEddie Hung2020-02-061-1/+1
|\ \ \ \ \
| * | | | | Removing cells_sim.v from bram techmap passDiego H2020-02-061-1/+1
* | | | | | Merge pull request #1683 from whitequark/write_verilog-memattrswhitequark2020-02-071-0/+1
|\ \ \ \ \ \
| * | | | | | write_verilog: dump $mem cell attributes.whitequark2020-02-061-0/+1
* | | | | | | xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.Marcin Kościelnicki2020-02-0711-1/+370
* | | | | | | xilinx: Add support for Spartan 3A DSP block RAMs.Marcin Kościelnicki2020-02-073-1/+39
* | | | | | | Merge pull request #1684 from YosysHQ/eddie/xilinx_arith_mapEddie Hung2020-02-061-109/+43
|\ \ \ \ \ \ \ | |_|/ / / / / |/| | | | | |
| * | | | | | Fix $lcu -> MUXCY mapping, credit @mwkmwkmwkEddie Hung2020-02-061-4/+5
| * | | | | | Fix/cleanup +/xilinx/arith_map.vEddie Hung2020-02-061-111/+44
* | | | | | | edif: more resilience to mismatched port connection sizes.Marcin Kościelnicki2020-02-061-16/+27
| |/ / / / / |/| | | | |
* | | | | | Merge pull request #1682 from YosysHQ/eddie/opt_after_techmapEddie Hung2020-02-058-5/+9
|\ \ \ \ \ \
| * | | | | | synth_*: call 'opt -fast' after 'techmap'Eddie Hung2020-02-058-5/+9
|/ / / / / /
* / / / / / shiftx2mux: fix select out of boundsEddie Hung2020-02-053-2/+14
|/ / / / /
* | | | | Merge pull request #1576 from YosysHQ/eddie/opt_merge_initEddie Hung2020-02-052-1/+65
|\ \ \ \ \
| * \ \ \ \ Merge remote-tracking branch 'origin/master' into eddie/opt_merge_initEddie Hung2020-01-28190-4933/+9266
| |\ \ \ \ \
| * | | | | | Add $_FF_ and $_SR* courtesy of @mwkmwkmwkEddie Hung2019-12-202-23/+33
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-04 07:44:15 +0000