iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Various bug fixes (related to $macc model testing)	Clifford Wolf	2014-09-06	4	-4/+5
*	Added $macc eval model	Clifford Wolf	2014-09-06	1	-0/+22
*	Added $macc SAT model	Clifford Wolf	2014-09-06	4	-11/+83
*	Fixed $clog2 (off by one error)	Clifford Wolf	2014-09-06	1	-2/+2
*	Added $macc simlib model (also use as techmap rule for now)	Clifford Wolf	2014-09-06	2	-0/+172
*	Fixed assignment of out-of bounds array element	Clifford Wolf	2014-09-06	1	-2/+26
*	Added $macc cell type	Clifford Wolf	2014-09-06	4	-9/+242
*	Fixed autotest for non-basename arguments	Clifford Wolf	2014-09-06	1	-0/+3
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-09-06	25	-39/+107
\|\
\| *	Merge pull request #38 from rubund/master	Clifford Wolf	2014-09-06	22	-39/+39
\| \|\
\| \| *	Corrected spelling mistakes found by lintian	Ruben Undheim	2014-09-06	22	-39/+39
\| \|/
\| *	Added tests/various/constmsk_test.ys	Clifford Wolf	2014-09-04	3	-0/+68
* \|	Added "test_cell -script"	Clifford Wolf	2014-09-06	1	-1/+8
\|/
*	Fixed "opt_const -fine" for $pos cells	Clifford Wolf	2014-09-04	1	-9/+4
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04	18	-103/+27
*	Using $pos models for $bu0	Clifford Wolf	2014-09-03	3	-18/+3
*	Fixed "test_cells -vlog"	Clifford Wolf	2014-09-03	1	-4/+6
*	Fixes in $alu SAT- and eval-models	Clifford Wolf	2014-09-03	2	-6/+5
*	Undef-related fixes in simlib $alu model	Clifford Wolf	2014-09-02	1	-3/+6
*	Improvements in "test_cell -vlog"	Clifford Wolf	2014-09-02	1	-3/+8
*	Added test_cell -vlog	Clifford Wolf	2014-09-02	1	-2/+79
*	Create a default selection stack in RTLIL::Design::Design()	Clifford Wolf	2014-09-02	2	-2/+1
*	Small bug fixes in $not, $neg, and $shiftx models	Clifford Wolf	2014-09-02	3	-9/+8
*	Added SAT testing to test_cell eval stage	Clifford Wolf	2014-09-02	1	-1/+89
*	Removed references to yosys-svgviewer from docs	Clifford Wolf	2014-09-02	4	-24/+12
*	Removed yosys-svgviewer	Clifford Wolf	2014-09-02	14	-1121/+18
*	Using "xdot" instead of "yosys-svgviewer" in show command	Clifford Wolf	2014-09-02	2	-5/+4
*	Added $alu support to test_cell	Clifford Wolf	2014-09-01	1	-1/+22
*	Added ConstEval model for $alu cells	Clifford Wolf	2014-09-01	1	-0/+56
*	Added SAT model for $alu cells	Clifford Wolf	2014-09-01	1	-2/+69
*	Fixed "test_cell -simlib all"	Clifford Wolf	2014-09-01	1	-2/+3
*	Added "test_cell -simlib -v"	Clifford Wolf	2014-09-01	1	-8/+29
*	Added "techmap -autoproc"	Clifford Wolf	2014-09-01	1	-2/+18
*	Fixes in old SAT example.ys	Clifford Wolf	2014-09-01	1	-3/+4
*	Moved "share" and "wreduce" to passes/opt/	Clifford Wolf	2014-09-01	5	-2/+2
*	Using std::vector<RTLIL::State> instead of RTLIL::Const for RTLIL::SigChunk::...	Clifford Wolf	2014-09-01	4	-38/+35
*	Added eval testing to test_cell	Clifford Wolf	2014-08-31	1	-0/+88
*	Fixed return size of const_*() eval functions	Clifford Wolf	2014-08-31	1	-1/+5
*	Added RTLIL::Const::size()	Clifford Wolf	2014-08-31	1	-0/+2
*	Added eval model for $lut cells	Clifford Wolf	2014-08-31	1	-0/+26
*	Typo fixes in cell->*Param() API	Clifford Wolf	2014-08-31	1	-4/+4
*	Added $lut support in test_cell, techmap, satgen	Clifford Wolf	2014-08-31	4	-9/+102
*	Added design->scratchpad	Clifford Wolf	2014-08-30	10	-64/+91
*	Added $alu cell type	Clifford Wolf	2014-08-30	5	-3/+67
*	Added autotest -e (do not use -noexpr on write_verilog)	Clifford Wolf	2014-08-30	3	-4/+6
*	Improved write address decoder generation memory_map	Clifford Wolf	2014-08-30	1	-16/+28
*	Fixed module->addPmux()	Clifford Wolf	2014-08-30	1	-1/+0
*	Using worker class in memory_map	Clifford Wolf	2014-08-30	1	-226/+231
*	Replaced $__alu CO/CS outputs with full-width CO output	Clifford Wolf	2014-08-30	1	-32/+28
*	Don't change existing binary FSM encoding if it is already optimal	Clifford Wolf	2014-08-30	1	-1/+6