iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
*	Disabled "cover -d" on win32	Clifford Wolf	2014-10-11	1	-0/+4
*	Not using std::to_string in ezsat (problems with mingw)	Clifford Wolf	2014-10-11	1	-5/+11
*	Disabled vhdl2verilog command for win32 builds	Clifford Wolf	2014-10-11	1	-0/+5
*	Disabled ezminisat timeout feature for Win32	Clifford Wolf	2014-10-11	2	-0/+8
*	Using next_token() to parse commands	Clifford Wolf	2014-10-10	1	-24/+24
*	Fixed next_token()	Clifford Wolf	2014-10-10	1	-2/+2
*	More Win32 build fixes	Clifford Wolf	2014-10-10	2	-10/+11
*	Added next_token() function (strtok() replacement)	Clifford Wolf	2014-10-10	2	-2/+19
*	Various win32 build fixes in yosys.cc	Clifford Wolf	2014-10-10	1	-5/+30
*	Moved patmatch() to yosys.cc	Clifford Wolf	2014-10-10	6	-95/+65
*	Replaced fnmatch() with patmatch()	Clifford Wolf	2014-10-10	4	-18/+105
*	Added format __attribute__ to stringf()	Clifford Wolf	2014-10-10	5	-6/+8
*	Renamed TRUE/FALSE to CONST_TRUE/CONST_FALSE because of name collision on Win32	Clifford Wolf	2014-10-10	5	-118/+118
*	Renamed SIZE() to GetSize() because of name collision on Win32	Clifford Wolf	2014-10-10	48	-447/+447
*	Replaced "#ifdef WIN32" with "#ifdef _WIN32"	Clifford Wolf	2014-10-09	2	-4/+4
*	Added API for generic cell cost calculations	Clifford Wolf	2014-10-09	2	-15/+100
*	added .exe and .html output files to .gitignore	Clifford Wolf	2014-10-09	1	-0/+4
*	No rusage on win32	Clifford Wolf	2014-10-09	2	-2/+13
*	Added mxe-based cross build for win32	Clifford Wolf	2014-10-09	2	-6/+24
*	Fixes in "hilomap" help message	Clifford Wolf	2014-10-08	1	-4/+2
*	sort cell types in "stat" output by name	Clifford Wolf	2014-10-03	1	-2/+2
*	sat encoding for exclusive $pmux ctrl inputs in "share" pass	Clifford Wolf	2014-10-03	1	-4/+16
*	satgen import sigbit api	Clifford Wolf	2014-10-03	1	-1/+17
*	added resource sharing of $macc cells	Clifford Wolf	2014-10-03	2	-3/+270
*	Added $_BUF_ cell type	Clifford Wolf	2014-10-03	5	-5/+19
*	remove buffers in opt_clean	Clifford Wolf	2014-10-03	1	-0/+13
*	resource sharing of $alu cells	Clifford Wolf	2014-10-03	1	-3/+21
*	set "keep" on modules with $assert cells in "hierarchy"	Clifford Wolf	2014-09-30	1	-0/+30
*	Added support for "keep" on modules	Clifford Wolf	2014-09-29	4	-2/+9
*	namespace Yosys	Clifford Wolf	2014-09-27	96	-557/+850
*	Merge pull request #39 from ahmedirfan1983/master	Clifford Wolf	2014-09-22	2	-9/+62
\|\
\| *	Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor	Ahmed Irfan	2014-09-22	513	-12050/+34829
\| \|\ \| \|/ \|/\|
* \|	Re-enabled assert for new logic loops in "share" pass	Clifford Wolf	2014-09-21	1	-4/+1
* \|	Various improvements regarding logic loops in "share" results	Clifford Wolf	2014-09-21	1	-37/+108
* \|	Logic loop bugfix for "share" pass	Clifford Wolf	2014-09-21	1	-3/+7
* \|	Added "share -limit"	Clifford Wolf	2014-09-21	1	-1/+13
* \|	Still loop bug in "share": changed assert to warning	Clifford Wolf	2014-09-21	1	-13/+25
* \|	Do not introduce new logic loops in "share"	Clifford Wolf	2014-09-21	1	-6/+47
* \|	Assert on new logic loops in "share" pass	Clifford Wolf	2014-09-21	2	-1/+49
* \|	Added "test_abcloop" command	Clifford Wolf	2014-09-19	2	-0/+286
* \|	Initialize RTLIL::Const from std::vector<bool>	Clifford Wolf	2014-09-19	2	-1/+9
* \|	Sorting of object names in ilang backend	Clifford Wolf	2014-09-19	2	-21/+49
* \|	Small improvements in "abc" command handle_loops() function	Clifford Wolf	2014-09-19	1	-6/+9
* \|	Using "NOT" instead of "INV" as cell name in default abc genlib file	Clifford Wolf	2014-09-19	1	-2/+2
* \|	Alphabetically sort port names in "show" output	Clifford Wolf	2014-09-19	1	-0/+3
* \|	Do not run "scorr" in "abc -fast"	Clifford Wolf	2014-09-18	1	-4/+4
* \|	Improvements in "synth" script	Clifford Wolf	2014-09-18	1	-8/+12
* \|	Added "abc -fast"	Clifford Wolf	2014-09-18	1	-6/+31
* \|	Added commit count to devel version number	Clifford Wolf	2014-09-17	1	-1/+1
* \|	Fixed $_NOR vs. $_NOR_ typo in abc.cc	Clifford Wolf	2014-09-16	1	-1/+1