aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | Missing wire declarationEddie Hung2019-12-041-0/+1
| | * | | | | | | | | | abc9_map.v to transform INIT=1 to INIT=0Eddie Hung2019-12-042-118/+292
| | * | | | | | | | | | Oh deary meEddie Hung2019-12-041-4/+4
| | * | | | | | | | | | Bump ABC to get "&verify -s" fixEddie Hung2019-12-041-1/+1
| | * | | | | | | | | | output reg Q -> output Q to suppress warningEddie Hung2019-12-041-8/+8
| | * | | | | | | | | | abc9_map.v to do `zinit' and make INIT = 1'b0Eddie Hung2019-12-041-70/+112
| | * | | | | | | | | | CleanupEddie Hung2019-12-031-11/+12
| | * | | | | | | | | | Add assertionEddie Hung2019-12-031-0/+1
| | * | | | | | | | | | write_xaiger to consume abc9_init attribute for abc9_flopsEddie Hung2019-12-031-34/+28
| | * | | | | | | | | | Add abc9_init wire, attach to abc9_flop cellEddie Hung2019-12-032-4/+24
| | * | | | | | | | | | Revert "Add INIT value to abc9_control"Eddie Hung2019-12-031-8/+8
| | * | | | | | | | | | Update ABCREV for upstream bugfixEddie Hung2019-12-031-1/+1
| | * | | | | | | | | | techmap abc_unmap.v before xilinx_srl -fixedEddie Hung2019-12-031-6/+5
| | * | | | | | | | | | Add INIT value to abc9_controlEddie Hung2019-12-021-8/+8
| | * | | | | | | | | | CleanupEddie Hung2019-12-011-3/+2
| | * | | | | | | | | | Use pool instead of std::set for determinismEddie Hung2019-12-011-1/+1
| | * | | | | | | | | | Use pool<> not std::set<> for determinismEddie Hung2019-12-011-4/+4
| | * | | | | | | | | | clkpart -unpart into 'finalize'Eddie Hung2019-11-281-3/+4
| | * | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-281-1/+1
| | |\ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | Move \init signal for non-port signals as long as internally drivenEddie Hung2019-11-281-1/+1
| | * | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-0/+31
| | |\| | | | | | | | | |
| | | * | | | | | | | | | Fix multiple driver issueEddie Hung2019-11-271-2/+7
| | | * | | | | | | | | | Add multiple driver testcaseEddie Hung2019-11-271-0/+31
| | * | | | | | | | | | | Fix multiple driver issueEddie Hung2019-11-271-2/+7
| | * | | | | | | | | | | Add comment, use sigmapEddie Hung2019-11-271-2/+2
| | * | | | | | | | | | | Revert "Fold loop"Eddie Hung2019-11-271-3/+6
| | * | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-275-7/+100
| | |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | ean call after abc{,9}Eddie Hung2019-11-271-1/+2
| | * | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-7/+3
| | |\ \ \ \ \ \ \ \ \ \ \ \ | | | | |/ / / / / / / / / / | | | |/| | | | | | | | | |
| | | * | | | | | | | | | | Do not replace constants with same wireEddie Hung2019-11-271-7/+3
| | * | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/write_xaiger_improve' into xaig_dffEddie Hung2019-11-274-34/+30
| | |\ \ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-270-0/+0
| | |\ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | clkpart to analyse async flops tooEddie Hung2019-11-251-0/+8
| | * | | | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-272-49/+94
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | |_|/ / / / / / / / / / / | | | |/| | | | | | | | | | | |
| | | * | | | | | | | | | | | | CleanupEddie Hung2019-11-271-5/+3
| | | * | | | | | | | | | | | | Check for nullptrEddie Hung2019-11-271-1/+1
| | | * | | | | | | | | | | | | Stray log_dumpEddie Hung2019-11-271-1/+0
| | | * | | | | | | | | | | | | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-272-42/+76
| | | * | | | | | | | | | | | | Promote output wires in sigmap so that can be detectedEddie Hung2019-11-261-8/+4
| | | * | | | | | | | | | | | | Fix wire widthEddie Hung2019-11-261-2/+2
| | | * | | | | | | | | | | | | Fix submod -hiddenEddie Hung2019-11-261-5/+6
| | | * | | | | | | | | | | | | Add -hidden option to submodEddie Hung2019-11-261-11/+25
| | | * | | | | | | | | | | | | Update docs with bullet pointsEddie Hung2019-11-261-10/+9
| | | * | | | | | | | | | | | | Move \init from source wire to submod if output portEddie Hung2019-11-251-0/+7
| | | * | | | | | | | | | | | | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| | * | | | | | | | | | | | | | Merge branch 'master' into xaig_dffEddie Hung2019-11-260-0/+0
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | * \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-11-22312-25148/+44916
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | | | Fix typoEddie Hung2019-09-271-1/+1
| | * | | | | | | | | | | | | | | | xaiger: do not promote output wiresEddie Hung2019-11-261-5/+0
| | * | | | | | | | | | | | | | | | Move 'clean' from map_luts to finalizeEddie Hung2019-11-261-1/+1