| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | RTLIL::S{0,1} -> State::S{0,1} for headers | Eddie Hung | 2019-08-07 | 5 | -40/+40 |
| * | RTLIL::S{0,1} -> State::S{0,1} | Eddie Hung | 2019-08-07 | 15 | -86/+86 |
| * | Merge remote-tracking branch 'origin/master' into eddie/cleanup | Eddie Hung | 2019-08-07 | 19 | -383/+879 |
| |\ | |||||
| | * | Merge pull request #1260 from YosysHQ/dave/ecp5_cell_fixes | David Shah | 2019-08-07 | 1 | -101/+244 |
| | |\ | |||||
| | | * | ecp5: Make cells_sim.v consistent with nextpnr | David Shah | 2019-08-07 | 1 | -101/+244 |
| | * | | Merge pull request #1213 from YosysHQ/eddie/wreduce_add | Clifford Wolf | 2019-08-07 | 5 | -3/+226 |
| | |\ \ | |||||
| | | * | | Add signed opt_expr tests | Eddie Hung | 2019-08-06 | 1 | -0/+50 |
| | | * | | Add signed test | Eddie Hung | 2019-08-06 | 1 | -0/+26 |
| | | * | | Move LSB-trimming functionality from wreduce to opt_expr | Eddie Hung | 2019-08-06 | 2 | -23/+26 |
| | | * | | Add SigSpec::extract_end() convenience function | Eddie Hung | 2019-08-06 | 1 | -0/+1 |
| | | * | | Restore original SigSpec::extract() | Eddie Hung | 2019-08-06 | 1 | -1/+1 |
| | | * | | Move LSB tests from wreduce to opt_expr | Eddie Hung | 2019-08-06 | 2 | -99/+101 |
| | | * | | Merge remote-tracking branch 'origin/master' into eddie/wreduce_add | Eddie Hung | 2019-08-06 | 56 | -172/+763 |
| | | |\ \ | |||||
| | | * | | | Try and fix again | Eddie Hung | 2019-07-19 | 1 | -5/+4 |
| | | * | | | Add another test | Eddie Hung | 2019-07-19 | 1 | -1/+24 |
| | | * | | | Do not access beyond bounds | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | * | | | Add an SigSpec::at(offset, defval) convenience method | Eddie Hung | 2019-07-19 | 1 | -0/+1 |
| | | * | | | Wrap A and B in sigmap | Eddie Hung | 2019-07-19 | 1 | -2/+2 |
| | | * | | | Remove "top" from message | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | * | | | Also optimise MSB of $sub | Eddie Hung | 2019-07-19 | 1 | -3/+3 |
| | | * | | | Add one more test with trimming Y_WIDTH of $sub | Eddie Hung | 2019-07-19 | 1 | -11/+14 |
| | | * | | | Be more explicit | Eddie Hung | 2019-07-19 | 1 | -6/+29 |
| | | * | | | wreduce for $sub | Eddie Hung | 2019-07-19 | 1 | -0/+23 |
| | | * | | | Add tests for sub too | Eddie Hung | 2019-07-19 | 1 | -1/+48 |
| | | * | | | Add test | Eddie Hung | 2019-07-19 | 1 | -0/+22 |
| | | * | | | SigSpec::extract to take negative lengths | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | * | | | | Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor | Clifford Wolf | 2019-08-07 | 2 | -94/+206 |
| | |\ \ \ \ | |||||
| | | * | | | | Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog... | Jim Lawson | 2019-07-31 | 2 | -94/+206 |
| | | * | | | | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-30 | 21 | -32/+164 |
| | | |\ \ \ \ | |||||
| | | * \ \ \ \ | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-24 | 199 | -1214/+9423 |
| | | |\ \ \ \ \ | |||||
| | * | \ \ \ \ \ | Merge pull request #1249 from mmicko/anlogic_fix | Clifford Wolf | 2019-08-07 | 1 | -16/+8 |
| | |\ \ \ \ \ \ \ | |||||
| | | * | | | | | | | anlogic : Fix alu mapping | Miodrag Milanovic | 2019-08-03 | 1 | -16/+8 |
| | * | | | | | | | | Merge pull request #1252 from YosysHQ/clifford/fix1231 | Clifford Wolf | 2019-08-07 | 1 | -15/+2 |
| | |\ \ \ \ \ \ \ \ | |||||
| | | * | | | | | | | | Fix handling of functions/tasks without top-level begin-end block, fixes #1231 | Clifford Wolf | 2019-08-06 | 1 | -15/+2 |
| | * | | | | | | | | | Merge pull request #1253 from YosysHQ/clifford/check | Clifford Wolf | 2019-08-07 | 3 | -9/+17 |
| | |\ \ \ \ \ \ \ \ \ | |||||
| | | * | | | | | | | | | Be less aggressive with running design->check() | Clifford Wolf | 2019-08-06 | 3 | -9/+17 |
| | | |/ / / / / / / / | |||||
| | * | | | | | | | | | Merge pull request #1257 from YosysHQ/clifford/cellcosts | Clifford Wolf | 2019-08-07 | 3 | -109/+103 |
| | |\ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|/ | |/| | | | | | | | | |||||
| | | * | | | | | | | | Tweak default gate costs, cleanup "stat -tech cmos" | Clifford Wolf | 2019-08-07 | 2 | -20/+10 |
| | | * | | | | | | | | Redesign of cell cost API | Clifford Wolf | 2019-08-07 | 2 | -93/+97 |
| | | | |_|_|_|_|_|/ | | |/| | | | | | | |||||
| | * | | | | | | | | Update CHANGELOG | David Shah | 2019-08-07 | 1 | -0/+2 |
| | * | | | | | | | | Merge pull request #1241 from YosysHQ/clifford/jsonfix | David Shah | 2019-08-07 | 2 | -36/+71 |
| | |\ \ \ \ \ \ \ \ | | |/ / / / / / / | |/| | | | | | | | |||||
| | | * | | | | | | | Update JSON front-end to process new attr/param encoding | Clifford Wolf | 2019-08-01 | 1 | -23/+34 |
| | | * | | | | | | | Implement improved JSON attr/param encoding | Clifford Wolf | 2019-08-01 | 1 | -13/+37 |
| * | | | | | | | | | Remove std:: namespace | Eddie Hung | 2019-08-07 | 1 | -5/+5 |
| * | | | | | | | | | 'make clean' to not remove anything abc | Eddie Hung | 2019-08-07 | 1 | -1/+1 |
| * | | | | | | | | | stoi -> atoi | Eddie Hung | 2019-08-07 | 41 | -121/+121 |
| * | | | | | | | | | IdString::str().substr() -> IdString::substr() | Eddie Hung | 2019-08-06 | 2 | -2/+2 |
| * | | | | | | | | | Fix typos | Eddie Hung | 2019-08-06 | 3 | -9/+9 |
| * | | | | | | | | | Fix spacing | Eddie Hung | 2019-08-06 | 1 | -3/+3 |
| * | | | | | | | | | Use std::stoi instead of atoi(<str>.c_str()) | Eddie Hung | 2019-08-06 | 36 | -109/+109 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |