| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | | | Copy backends/aiger/aiger.cc to xaiger.cc | Eddie Hung | 2019-02-08 | 1 | -0/+788 | |
| * | | | | | Compile abc9 | Eddie Hung | 2019-02-08 | 2 | -8/+9 | |
| * | | | | | Refactor kernel/cost.h definition into cost.cc | Eddie Hung | 2019-02-08 | 3 | -49/+78 | |
| * | | | | | Copy abc.cc to abc9.cc | Eddie Hung | 2019-02-08 | 1 | -0/+1868 | |
| | |_|/ / |/| | | | ||||||
| * | | | | addDff -> addDffGate as per @daveshah1 | Eddie Hung | 2019-02-08 | 1 | -1/+1 | |
| * | | | | Fix tabulation | Eddie Hung | 2019-02-08 | 1 | -28/+28 | |
| * | | | | -module_name arg to go before -clk_name | Eddie Hung | 2019-02-08 | 1 | -7/+7 | |
| * | | | | Support and differentiate between ASCII and binary AIG testing | Eddie Hung | 2019-02-08 | 2 | -2/+6 | |
| * | | | | Add missing "[options]" to read_blif help | Eddie Hung | 2019-02-08 | 1 | -1/+1 | |
| * | | | | Allow module name to be determined by argument too | Eddie Hung | 2019-02-08 | 2 | -14/+44 | |
| * | | | | Refactor into AigerReader class | Eddie Hung | 2019-02-08 | 2 | -79/+92 | |
| * | | | | Parse binary AIG files | Eddie Hung | 2019-02-08 | 1 | -49/+164 | |
| * | | | | Add binary AIGs converted from AAG | Eddie Hung | 2019-02-08 | 14 | -0/+51 | |
| * | | | | Refactor to parse_aiger_header() | Eddie Hung | 2019-02-08 | 1 | -26/+32 | |
| * | | | | Add comment | Eddie Hung | 2019-02-08 | 1 | -0/+1 | |
| * | | | | Handle reset logic in latches | Eddie Hung | 2019-02-08 | 1 | -2/+17 | |
| * | | | | Change literal vars from int to unsigned | Eddie Hung | 2019-02-08 | 1 | -1/+1 | |
| * | | | | Create clk outside of latch loop | Eddie Hung | 2019-02-08 | 1 | -7/+9 | |
| * | | | | Handle latch symbols too | Eddie Hung | 2019-02-08 | 1 | -3/+1 | |
| * | | | | Remove return after log_error | Eddie Hung | 2019-02-08 | 1 | -27/+9 | |
| * | | | | Add support for symbol tables | Eddie Hung | 2019-02-08 | 1 | -1/+49 | |
| * | | | | Stub for binary AIGER | Eddie Hung | 2019-02-08 | 1 | -3/+8 | |
| * | | | | Refactor | Eddie Hung | 2019-02-06 | 1 | -1/+8 | |
| * | | | | Merge branch 'dff_init' of https://github.com/eddiehung/yosys into xaig | Eddie Hung | 2019-02-06 | 7 | -50/+172 | |
| |\ \ \ \ | | |_|/ | |/| | | ||||||
| | * | | | Refactor | Eddie Hung | 2019-02-06 | 1 | -21/+5 | |
| | * | | | write_verilog to cope with init attr on q when -noexpr | Eddie Hung | 2019-02-06 | 1 | -2/+32 | |
| | * | | | Add INIT parameter to all ff/latch cells | Eddie Hung | 2019-02-06 | 2 | -43/+86 | |
| | * | | | Add tests for simple cases using defparam | Eddie Hung | 2019-02-06 | 1 | -0/+21 | |
| | * | | | Add -B option to autotest.sh to append to backend_opts | Eddie Hung | 2019-02-06 | 1 | -2/+4 | |
| | * | | | Extend testcase | Eddie Hung | 2019-02-06 | 1 | -2/+34 | |
| | * | | | Add testcase | Eddie Hung | 2019-02-06 | 1 | -0/+10 | |
| | |/ / | ||||||
| | * / | Add missing blackslash-to-slash convertion to smtio.py (matching Smt2Worker::... | Clifford Wolf | 2019-02-06 | 1 | -1/+1 | |
| | |/ | ||||||
| * | | Revert most of autotest.sh; for non *.v use Yosys to translate | Eddie Hung | 2019-02-06 | 1 | -7/+9 | |
| * | | Rename ASCII tests | Eddie Hung | 2019-02-06 | 15 | -0/+0 | |
| * | | WIP | Eddie Hung | 2019-02-06 | 3 | -0/+247 | |
| * | | Add tests | Eddie Hung | 2019-02-04 | 16 | -8/+109 | |
| |/ | ||||||
| * | Merge pull request #798 from mmicko/master | Clifford Wolf | 2019-01-27 | 1 | -1/+1 | |
| |\ | ||||||
| | * | Fixed Anlogic simulation model | Miodrag Milanovic | 2019-01-25 | 1 | -1/+1 | |
| * | | Merge pull request #800 from whitequark/write_verilog_tribuf | Clifford Wolf | 2019-01-27 | 1 | -0/+12 | |
| |\ \ | ||||||
| | * | | write_verilog: write $tribuf cell as ternary. | whitequark | 2019-01-27 | 1 | -0/+12 | |
| * | | | Merge branch 'whitequark-write_verilog_keyword' | Clifford Wolf | 2019-01-27 | 5 | -69/+27 | |
| |\ \ \ | |/ / |/| | | ||||||
| | * | | Remove asicworld tests for (unsupported) switch-level modelling | Clifford Wolf | 2019-01-27 | 4 | -69/+0 | |
| | * | | write_verilog: escape names that match SystemVerilog keywords. | whitequark | 2019-01-27 | 1 | -0/+27 | |
| |/ / | ||||||
| * | | Merge pull request #796 from whitequark/proc_clean_typo | David Shah | 2019-01-25 | 1 | -1/+1 | |
| |\ \ | |/ |/| | ||||||
| | * | proc_clean: fix critical typo. | whitequark | 2019-01-23 | 1 | -1/+1 | |
| |/ | ||||||
| * | Merge pull request #793 from whitequark/proc_clean_fix_fully_def | Clifford Wolf | 2019-01-19 | 1 | -1/+7 | |
| |\ | ||||||
| | * | proc_clean: fix fully def check to consider compare/signal length. | whitequark | 2019-01-18 | 1 | -1/+7 | |
| |/ | ||||||
| * | Cleanups in igloo2 example design | Clifford Wolf | 2019-01-17 | 6 | -7/+4 | |
| * | Add SF2 IO buffer insertion | Clifford Wolf | 2019-01-17 | 6 | -3/+171 | |
| * | Improve Igloo2 example | Clifford Wolf | 2019-01-17 | 8 | -22/+41 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |