aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | | | Update LUT7/8 delays to take account for [ABC]OUTMUX delayEddie Hung2019-06-171-5/+5
* | | | &scorr before &sweep, remove &retime as recommendedEddie Hung2019-06-171-1/+1
* | | | Copy not move parameters/attributesEddie Hung2019-06-171-3/+4
* | | | Fix leak removing cells during ABC integration; also preserve attrEddie Hung2019-06-173-27/+37
* | | | Try -W 300Eddie Hung2019-06-171-1/+2
* | | | Re-enable &dc2Eddie Hung2019-06-171-1/+1
* | | | CleanupEddie Hung2019-06-163-299/+33
* | | | Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> OEddie Hung2019-06-151-2/+2
* | | | Leave breadcrumb behindEddie Hung2019-06-141-0/+2
* | | | Remove redundant conditionEddie Hung2019-06-141-1/+1
* | | | Revert "Cleanup/optimise toposort in write_xaiger"Eddie Hung2019-06-141-44/+40
* | | | Update commentEddie Hung2019-06-141-1/+2
* | | | Check that whiteboxes are synthesisableEddie Hung2019-06-141-4/+8
* | | | Get rid of compiler warningsEddie Hung2019-06-142-7/+7
* | | | As per @daveshah1 remove async DFF timing from xilinxEddie Hung2019-06-141-2/+2
* | | | Cover __APPLE__ too for little to big endianEddie Hung2019-06-142-8/+16
* | | | Update abc9 -D docEddie Hung2019-06-141-1/+2
* | | | Enable "abc9 -D <num>" for timing-driven synthesisEddie Hung2019-06-141-9/+9
* | | | Further cleanup based on @daveshah1Eddie Hung2019-06-144-47/+47
* | | | Resolve comments from @daveshah1Eddie Hung2019-06-143-17/+11
* | | | Add XC7_WIRE_DELAY macro to synth_xilinx.ccEddie Hung2019-06-141-1/+3
* | | | Update delays based on SymbiFlow/prjxray-dbEddie Hung2019-06-141-12/+13
* | | | Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}Eddie Hung2019-06-144-3/+3
* | | | Comment out dist RAM boxing on ECP5 for nowEddie Hung2019-06-141-1/+1
* | | | Remove WIP ABC9 flop supportEddie Hung2019-06-145-79/+79
* | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-142-0/+46
|\| | |
| * | | Merge pull request #829 from abdelrahmanhosny/masterSerge Bazanski2019-06-132-0/+46
| |\ \ \ | | |/ / | |/| |
| | * | address review commentsAbdelrahman2019-03-011-23/+9
| | * | add dockerignore fileAbdelrahman2019-02-261-0/+13
| | * | dockerize yosysAbdelrahman2019-02-261-0/+47
* | | | Make doc consistentEddie Hung2019-06-143-3/+6
* | | | CleanupEddie Hung2019-06-141-1/+0
* | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-148-72/+194
|\ \ \ \
| * \ \ \ Merge pull request #1097 from YosysHQ/dave/xaig_ecp5Eddie Hung2019-06-148-72/+194
| |\ \ \ \
| | * | | | ecp5: Add abc9 optionDavid Shah2019-06-148-72/+194
| |/ / / /
* | | | | CleanupEddie Hung2019-06-141-7/+3
* | | | | Cleanup/optimise toposort in write_xaigerEddie Hung2019-06-141-54/+47
* | | | | Remove extra semicolonEddie Hung2019-06-141-1/+1
* | | | | Add TODO to parse_xaigerEddie Hung2019-06-141-0/+1
|/ / / /
* | | | Optimise some moreEddie Hung2019-06-131-58/+53
* | | | Move ConstEvalAig to aigerparse.ccEddie Hung2019-06-132-160/+161
* | | | Fix name clashEddie Hung2019-06-131-4/+8
* | | | More slimmingEddie Hung2019-06-131-35/+35
* | | | Add ConstEvalAig specialised for AIGsEddie Hung2019-06-132-3/+159
* | | | Update CHANGELOG with "synth -abc9"Eddie Hung2019-06-131-0/+1
* | | | Fix LP SB_LUT4 timingEddie Hung2019-06-131-1/+1
* | | | More accurate CHANGELOGEddie Hung2019-06-131-1/+3
* | | | Update CHANGELOGEddie Hung2019-06-121-0/+1
* | | | Rip out all non FPGA stuff from abc9Eddie Hung2019-06-121-343/+111
* | | | Fix spellingEddie Hung2019-06-121-1/+1