index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fix first testcase in #1391
Eddie Hung
2019-09-20
2
-2
/
+2
*
Merge pull request #1386 from YosysHQ/clifford/fix1360
Clifford Wolf
2019-09-20
2
-18
/
+30
|
\
|
*
Fix handling of read_verilog config in AstModule::reprocess_module(), fixes #...
Clifford Wolf
2019-09-20
2
-18
/
+30
|
/
*
Update CHANGELOG
Clifford Wolf
2019-09-20
1
-0
/
+2
*
Add "add -mod"
Clifford Wolf
2019-09-20
1
-0
/
+18
*
Merge pull request #1384 from YosysHQ/clifford/fix1381
Clifford Wolf
2019-09-20
1
-5
/
+49
|
\
|
*
Add techmap_autopurge attribute, fixes #1381
Clifford Wolf
2019-09-19
1
-5
/
+49
|
/
*
Use extractinv for synth_xilinx -ise
Marcin KoĆcielnicki
2019-09-19
8
-90
/
+502
*
Added extractinv pass
Marcin KoĆcielnicki
2019-09-19
5
-0
/
+172
*
Document (* gentb_skip *) attr for test_autotb
Eddie Hung
2019-09-18
1
-0
/
+3
*
Merge pull request #1355 from YosysHQ/eddie/peepopt_dffmuxext
Eddie Hung
2019-09-18
6
-14
/
+291
|
\
|
*
Oops
Eddie Hung
2019-09-13
1
-1
/
+1
|
*
Add counter-example from @cliffordwolf
Eddie Hung
2019-09-13
1
-0
/
+24
|
*
Revert "Make one check $shift(x)? only; change testcase to be 8b"
Eddie Hung
2019-09-13
2
-5
/
+4
|
*
Tidy up
Eddie Hung
2019-09-11
1
-10
/
+16
|
*
Fix UB
Eddie Hung
2019-09-11
1
-2
/
+2
|
*
Cope with presence of reset muxes too
Eddie Hung
2019-09-11
2
-4
/
+64
|
*
Cleanup
Eddie Hung
2019-09-11
1
-25
/
+22
|
*
Add more tests
Eddie Hung
2019-09-11
1
-0
/
+32
|
*
Only display log message if did_something
Eddie Hung
2019-09-11
1
-1
/
+1
|
*
Rename dffmuxext -> dffmux, also remove constants in dff+mux
Eddie Hung
2019-09-11
4
-57
/
+91
|
*
proc instead of prep
Eddie Hung
2019-09-11
1
-2
/
+2
|
*
Add unsigned case
Eddie Hung
2019-09-11
1
-0
/
+17
|
*
Missing equiv_opt -assert
Eddie Hung
2019-09-06
1
-1
/
+1
|
*
Make one check $shift(x)? only; change testcase to be 8b
Eddie Hung
2019-09-06
2
-4
/
+5
|
*
Usee equiv_opt -assert
Eddie Hung
2019-09-06
1
-3
/
+3
|
*
simple/peepopt.v tests to various/peepopt.ys with equiv_opt & select
Eddie Hung
2019-09-05
2
-21
/
+63
|
*
Revert "abc9 followed by clean otherwise netlist could be invalid for sim"
Eddie Hung
2019-09-05
1
-1
/
+0
|
*
Revert "parse_xaiger() to do "clean -purge""
Eddie Hung
2019-09-04
1
-1
/
+1
|
*
abc9 followed by clean otherwise netlist could be invalid for sim
Eddie Hung
2019-09-04
1
-0
/
+1
|
*
Remove log_cell() calls
Eddie Hung
2019-09-04
1
-3
/
+0
|
*
Add peepopt_dffmuxext
Eddie Hung
2019-09-04
3
-0
/
+60
|
*
Add peepopt_dffmuxext tests
Eddie Hung
2019-09-04
1
-0
/
+8
*
|
Merge pull request #1379 from mmicko/sim_models
Eddie Hung
2019-09-18
2
-7
/
+162
|
\
\
|
*
|
make note that it is for latch mode
Miodrag Milanovic
2019-09-18
1
-0
/
+1
|
*
|
better lut handling
Miodrag Milanovic
2019-09-18
1
-4
/
+14
|
*
|
better handling of lut and begin/end add
Miodrag Milanovic
2019-09-18
1
-4
/
+10
|
*
|
Added simulation models for Efinix and Anlogic
Miodrag Milanovic
2019-09-15
2
-3
/
+141
*
|
|
Add "write_aiger -L"
Clifford Wolf
2019-09-18
1
-5
/
+16
*
|
|
Fix stupid bug in btor back-end
Clifford Wolf
2019-09-18
1
-1
/
+1
*
|
|
Bump version
Clifford Wolf
2019-09-16
1
-1
/
+1
*
|
|
Merge pull request #1380 from YosysHQ/clifford/fix1372
Clifford Wolf
2019-09-16
1
-2
/
+9
|
\
\
\
|
*
|
|
Fix handling of range selects on loop variables, fixes #1372
Clifford Wolf
2019-09-16
1
-2
/
+9
|
/
/
/
*
|
|
Merge pull request #1374 from YosysHQ/eddie/fix1371
Eddie Hung
2019-09-15
2
-5
/
+25
|
\
\
\
|
*
|
|
Spacing
Eddie Hung
2019-09-13
1
-1
/
+1
|
*
|
|
Explicitly order function arguments
Eddie Hung
2019-09-13
1
-4
/
+15
|
*
|
|
Use template specialisation
Eddie Hung
2019-09-13
1
-2
/
+9
|
*
|
|
Revert "SigSet<Cell*> to use stable compare class"
Eddie Hung
2019-09-13
5
-6
/
+6
|
*
|
|
Grammar
Eddie Hung
2019-09-12
1
-1
/
+1
|
*
|
|
static_assert to enforce this going forward
Eddie Hung
2019-09-12
1
-0
/
+2
[next]