aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Fix sim for assignments with lhs<rhs size, fixes #1565Clifford Wolf2019-12-171-1/+1
* Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-1613-65/+529
|\
| * Merge branch 'eddie/xilinx_lutram' of github.com:YosysHQ/yosys into eddie/xil...Eddie Hung2019-12-161-2/+8
| |\
| | * Populate DID/DOD even if unusedEddie Hung2019-12-161-2/+8
| * | Rename *RAM{32,64}M rules to RAM{32X2,64X1}QEddie Hung2019-12-162-6/+6
| |/
| * Disable RAM16X1D testEddie Hung2019-12-131-17/+17
| * Disable RAM16X1D match rule; carry-over from LUT4 archesEddie Hung2019-12-131-6/+9
| * RAM64M8 to also have [5:0] for addressEddie Hung2019-12-131-8/+8
| * Remove extraneous synth_xilinx callEddie Hung2019-12-121-2/+0
| * Add tests for these new modelsEddie Hung2019-12-121-0/+40
| * Add RAM32X6SDP and RAM64X3SDP modesEddie Hung2019-12-122-8/+120
| * Fix RAM64M model to have 6 bit address busEddie Hung2019-12-121-4/+4
| * Add #1460 testcaseEddie Hung2019-12-121-0/+34
| * Add memory rules for RAM16X1D, RAM32M, RAM64MEddie Hung2019-12-122-0/+168
| * Rename memory tests to lutram, add more xilinx testsEddie Hung2019-12-129-53/+156
* | Merge pull request #1521 from dh73/diego/memattrEddie Hung2019-12-167-48/+374
|\ \
| * | Enforce non-existenceEddie Hung2019-12-161-0/+4
| * | Update docEddie Hung2019-12-161-4/+6
| * | Add another testEddie Hung2019-12-161-1/+8
| * | More sloppiness, thanks @dh73 for spottingEddie Hung2019-12-161-4/+4
| * | Accidentally commented out testsEddie Hung2019-12-161-47/+47
| * | Add unconditional match blocks for force RAMEddie Hung2019-12-162-4/+45
| * | OopsEddie Hung2019-12-161-4/+1
| * | Merge blockram testsEddie Hung2019-12-163-47/+81
| * | Update xc7/xcu bram rulesEddie Hung2019-12-161-8/+4
| * | Implement 'attributes' grammarEddie Hung2019-12-161-80/+88
| * | Merge branch 'diego/memattr' of https://github.com/dh73/yosys into diego/memattrEddie Hung2019-12-164-1/+238
|/| |
| * | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-162-14/+14
| * | Removing fixed attribute value to !ramstyle rulesDiego H2019-12-152-3242/+4
| * | Merging attribute rules into a single match block; Adding testsDiego H2019-12-155-86/+3465
| * | Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-132-0/+96
* | | Merge pull request #1575 from rodrigomelo9/masterEddie Hung2019-12-153-4/+4
|\ \ \
| * | | Fixed some missing "verilog_" in documentationRodrigo Alejandro Melo2019-12-133-4/+4
| | |/ | |/|
* | | Merge pull request #1577 from gromero/for-yosysEddie Hung2019-12-151-1/+1
|\ \ \
| * | | manual: Fix text in Abstract sectionGustavo Romero2019-12-111-1/+1
* | | | Merge pull request #1578 from noopwafel/eqneq-debugEddie Hung2019-12-151-1/+1
|\ \ \ \ | |_|_|/ |/| | |
| * | | Fix opt_expr.eqneq.cmpzero debug printAlyssa Milburn2019-12-151-1/+1
|/ / /
* | | Merge pull request #1533 from dh73/bram_xilinxEddie Hung2019-12-133-6/+101
|\ \ \ | |_|/ |/| |
| * | Renaming BRAM memory tests for the sake of uniformityDiego H2019-12-132-6/+6
| * | Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-122-7/+7
| * | Adding a note (TODO) in the memory_params.ys check fileDiego H2019-12-121-0/+2
| * | Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-123-2/+92
| * | Merge https://github.com/YosysHQ/yosys into bram_xilinxDiego H2019-12-1243-1053/+2108
| |\ \
| * | | Adjusting Vivado's BRAM min bits threshold for RAMB18E1Diego H2019-11-271-2/+5
* | | | abc9_map.v: fix Xilinx LUTRAMEddie Hung2019-12-121-6/+6
| |/ / |/| |
* | | Update README.md :: abc_ -> abc9_Eddie Hung2019-12-111-3/+3
* | | Fix bitwidth mismatch; suppresses iverilog warningEddie Hung2019-12-111-4/+4
* | | Merge pull request #1564 from ZirconiumX/intel_housekeepingDavid Shah2019-12-118-6/+6
|\ \ \
| * | | synth_intel: a10gx -> arria10gxDan Ravensloft2019-12-105-4/+4
| * | | synth_intel: cyclone10 -> cyclone10lpDan Ravensloft2019-12-105-4/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-04 05:26:42 +0000