aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add help for "-sat" option inside opt_rmdff. "opt" can pass "-sat" tooBogdan Vukobratovic2019-06-272-2/+10
* Fix memory leak when one of multiple DFF cells is removed in opt_rmdffBogdan Vukobratovic2019-06-271-0/+5
* Merge remote-tracking branch 'upstream/master'Bogdan Vukobratovic2019-06-2737-143/+1631
|\
| * Merge pull request #1137 from mmicko/cell_sim_fixClifford Wolf2019-06-262-14/+1
| |\
| | * Simulation model verilog fixMiodrag Milanovic2019-06-262-14/+1
| |/
| * Improve opt_clean handling of unused public wiresClifford Wolf2019-06-261-2/+2
| * Improve BTOR2 handling of undriven wiresClifford Wolf2019-06-261-3/+27
| * Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
| * Do not clean up buffer cells with "keep" attribute, closes #1128Clifford Wolf2019-06-261-1/+1
| * Escape scope names starting with dollar sign in smtio.pyClifford Wolf2019-06-261-1/+4
| * Add more ECP5 Diamond flip-flops.whitequark2019-06-262-30/+91
| * Add testcase from #335, fixed by #1130Eddie Hung2019-06-251-0/+28
| * Merge pull request #1130 from YosysHQ/eddie/fix710Clifford Wolf2019-06-253-6/+33
| |\
| | * Fix spacingEddie Hung2019-06-251-4/+3
| | * Move only one consumer check outside of while loopEddie Hung2019-06-251-6/+5
| | * Walk through as many muxes as exist for rd_enEddie Hung2019-06-241-8/+16
| | * Add testEddie Hung2019-06-242-1/+22
| * | Merge pull request #1129 from YosysHQ/eddie/ram32x1dEddie Hung2019-06-255-20/+73
| |\ \
| | * | Add RAM32X1D supportEddie Hung2019-06-245-20/+73
| | |/
| * | Merge pull request #1075 from YosysHQ/eddie/muxpackClifford Wolf2019-06-255-0/+897
| |\ \
| | * | Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-2215-61/+450
| | |\|
| | * | Cope with $reduce_or common in caseEddie Hung2019-06-211-5/+37
| | * | Add more testsEddie Hung2019-06-212-21/+51
| | * | Fix testcaseEddie Hung2019-06-211-3/+4
| | * | Fix spacingEddie Hung2019-06-211-24/+24
| | * | Add docEddie Hung2019-06-211-3/+3
| | * | Add more muxpack tests, with overlapping entriesEddie Hung2019-06-212-1/+84
| | * | Fix up ExclusiveDatabase with @cliffordwolf's helpEddie Hung2019-06-211-35/+34
| | * | Merge branch 'master' into eddie/muxpackEddie Hung2019-06-2129-47/+237
| | |\ \
| | * \ \ Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-185-3/+61
| | |\ \ \
| | * | | | Elaborate muxpack docEddie Hung2019-06-101-2/+6
| | * | | | Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-103-13/+72
| | |\ \ \ \
| | * \ \ \ \ Merge branch 'master' into eddie/muxpackEddie Hung2019-06-0739-364/+573
| | |\ \ \ \ \
| | * | | | | | Comment O(N) -> O(N^2)Eddie Hung2019-06-071-1/+1
| | * | | | | | Add nonexcl case test, comment out two othersEddie Hung2019-06-072-22/+57
| | * | | | | | Extend ExclusiveDatabase to query SigSpec-s (for $pmux)Eddie Hung2019-06-071-19/+27
| | * | | | | | Add ExclusiveDatabase to check exclusive $eq/$logic_not cell resultsEddie Hung2019-06-071-1/+64
| | * | | | | | Add @cliffordwolf freduce testcaseEddie Hung2019-06-072-0/+30
| | * | | | | | Add nonexclusive test from @cliffordwolfEddie Hung2019-06-072-0/+28
| | * | | | | | Resolve @cliffordwolf comment on redundant checkEddie Hung2019-06-071-10/+2
| | * | | | | | Resolve @cliffordwolf comment on sigmapEddie Hung2019-06-071-2/+2
| | * | | | | | Another muxpack testEddie Hung2019-06-072-0/+32
| | * | | | | | Fix and test for balanced caseEddie Hung2019-06-063-10/+55
| | * | | | | | Fix warningsEddie Hung2019-06-062-3/+3
| | * | | | | | Support cascading $pmux.A with $mux.A and $mux.BEddie Hung2019-06-063-17/+65
| | * | | | | | More cleanupEddie Hung2019-06-061-15/+20
| | * | | | | | Fix spacingEddie Hung2019-06-061-6/+5
| | * | | | | | Non chain user check using next_sigEddie Hung2019-06-061-7/+5
| | * | | | | | Add non exclusive testEddie Hung2019-06-062-0/+56
| | * | | | | | Move muxpack from passes/techmap to passes/optEddie Hung2019-06-063-1/+1