iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Added "prep" command	Clifford Wolf	2015-10-14	2	-0/+157
\|
*	Added more cell descriptions	Clifford Wolf	2015-10-14	1	-0/+85
\|
*	Added first help messages for cell types	Clifford Wolf	2015-10-14	6	-6/+336
\|
*	Added yosys-smtbmc copyright	Clifford Wolf	2015-10-14	3	-1/+36
\|
*	Improvements in yosys-smtbmc	Clifford Wolf	2015-10-14	3	-21/+38
\|
*	Added yosys-smtbmc	Clifford Wolf	2015-10-14	2	-1/+20
\|
*	Implemented smtbmc.py -i	Clifford Wolf	2015-10-14	1	-25/+60
\|
*	Added smtbmc.py	Clifford Wolf	2015-10-13	4	-0/+409
\|
*	Added write_smt2 -wires	Clifford Wolf	2015-10-13	1	-7/+15
\|
*	Added examples/ top-level directory	Clifford Wolf	2015-10-13	17	-4/+7
\|
*	SystemVerilog also has assume(), added implicit -D FORMAL	Clifford Wolf	2015-10-13	3	-4/+5
\|
*	Merge branch 'master' of https://github.com/rubund/yosys	Clifford Wolf	2015-10-13	1	-18/+18
\|\
\| *	Use DESTDIR as defined in ↵	Ruben Undheim	2015-10-11	1	-13/+13
\| \| \| \| \| \| \| \| \| \| \| \|	https://www.gnu.org/prep/standards/html_node/DESTDIR.html This is needed for painless packaging of yosys
\| *	Use LDFLAGS, CXXFLAGS and CPPFLAGS from the environment when building	Ruben Undheim	2015-10-11	1	-7/+7
\| \|
* \|	Fixed "flatten" for unconnected inout ports	Clifford Wolf	2015-10-13	1	-1/+1
\|/
*	Added support for "parameter" and "localparam" in global context	Clifford Wolf	2015-10-07	1	-0/+2
\|
*	Fixed complexity of assigning to vectors in constant functions	Clifford Wolf	2015-10-01	1	-0/+3
\|
*	Fixed detection of unconditional $readmem[hb]	Clifford Wolf	2015-09-30	1	-4/+11
\|
*	Added edgetypes command	Clifford Wolf	2015-09-27	2	-0/+107
\|
*	Some cleanups in qwp	Clifford Wolf	2015-09-26	1	-7/+16
\|
*	Added "test_cell -noeval"	Clifford Wolf	2015-09-25	1	-1/+10
\|
*	Added wreduce $mul support and fixed signed $mul opt_const bug	Clifford Wolf	2015-09-25	2	-5/+37
\|
*	Bugfix in bram read-enable code	Clifford Wolf	2015-09-25	1	-2/+5
\|
*	Bugfixes in $readmem[hb]	Clifford Wolf	2015-09-25	1	-4/+7
\|
*	Bugfixes in writing of memories as Verilog	Clifford Wolf	2015-09-25	1	-7/+8
\|
*	Fixed segfault in AstNode::asReal	Clifford Wolf	2015-09-25	1	-1/+1
\|
*	Added read-enable to memory model	Clifford Wolf	2015-09-25	17	-78/+159
\|
*	Added pivoting to qwp solver	Clifford Wolf	2015-09-24	1	-14/+43
\|
*	Improved qwp performance	Clifford Wolf	2015-09-24	1	-49/+25
\|
*	Added statistics summary to "qwp"	Clifford Wolf	2015-09-24	1	-0/+77
\|
*	Fixed memory_bram for ROMs in BRAMs with write-enable inputs	Clifford Wolf	2015-09-24	1	-1/+1
\|
*	Fixed AstNode::mkconst_bits() segfault on zero-sized constant	Clifford Wolf	2015-09-24	1	-1/+1
\|
*	Added read_verilog -nodpi	Clifford Wolf	2015-09-23	1	-0/+19
\|
*	Bugfix in handling of multi-dimensional memories	Clifford Wolf	2015-09-23	1	-2/+2
\|
*	Warning for $display/$write outside initial block	Clifford Wolf	2015-09-23	1	-7/+8
\|
*	Fixed support for $write system task	Clifford Wolf	2015-09-23	1	-1/+1
\|
*	Fixed detection of "task foo(bar);" syntax error	Clifford Wolf	2015-09-22	1	-0/+2
\|
*	Fixed multi-level prefix resolving	Clifford Wolf	2015-09-22	1	-0/+2
\|
*	Fixed segfault on invalid verilog constant 1'b_	Clifford Wolf	2015-09-22	1	-1/+1
\|
*	Fixed emcc build	Clifford Wolf	2015-09-21	1	-1/+1
\|
*	Do not detect fsm state registers with init attribute	Clifford Wolf	2015-09-21	1	-0/+2
\|
*	Bugfix in "qwp" pass	Clifford Wolf	2015-09-21	1	-6/+31
\|
*	Improvements and fixes in "qwp" pass	Clifford Wolf	2015-09-21	1	-29/+74
\|
*	Added "qwp -dump"	Clifford Wolf	2015-09-20	1	-21/+115
\|
*	Added "qwp" command	Clifford Wolf	2015-09-20	2	-0/+586
\|
*	Improvements to $display system task	Andrew Zonenberg	2015-09-19	1	-9/+22
\|
*	Added nlutmap	Clifford Wolf	2015-09-18	3	-2/+176
\|
*	Added lut2mux pass	Clifford Wolf	2015-09-18	2	-0/+94
\|
*	Cosmetic fix in Module::addLut()	Clifford Wolf	2015-09-18	2	-5/+5
\|
*	Added buffer detection to "abc -lut"	Clifford Wolf	2015-09-18	1	-0/+6
\|