aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* CleanupEddie Hung2019-06-141-1/+0
|
* Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-148-72/+194
|\
| * Merge pull request #1097 from YosysHQ/dave/xaig_ecp5Eddie Hung2019-06-148-72/+194
| |\ | | | | | | Add ECP5 ABC9 support (to xaig branch)
| | * ecp5: Add abc9 optionDavid Shah2019-06-148-72/+194
| |/ | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | CleanupEddie Hung2019-06-141-7/+3
| |
* | Cleanup/optimise toposort in write_xaigerEddie Hung2019-06-141-54/+47
| |
* | Remove extra semicolonEddie Hung2019-06-141-1/+1
| |
* | Add TODO to parse_xaigerEddie Hung2019-06-141-0/+1
|/
* Optimise some moreEddie Hung2019-06-131-58/+53
|
* Move ConstEvalAig to aigerparse.ccEddie Hung2019-06-132-160/+161
|
* Fix name clashEddie Hung2019-06-131-4/+8
|
* More slimmingEddie Hung2019-06-131-35/+35
|
* Add ConstEvalAig specialised for AIGsEddie Hung2019-06-132-3/+159
|
* Update CHANGELOG with "synth -abc9"Eddie Hung2019-06-131-0/+1
|
* Fix LP SB_LUT4 timingEddie Hung2019-06-131-1/+1
|
* More accurate CHANGELOGEddie Hung2019-06-131-1/+3
|
* Update CHANGELOGEddie Hung2019-06-121-0/+1
|
* Rip out all non FPGA stuff from abc9Eddie Hung2019-06-121-343/+111
|
* Fix spellingEddie Hung2019-06-121-1/+1
|
* Revert "For 'stat' do not count modules with abc_box_id"Eddie Hung2019-06-121-3/+0
| | | | This reverts commit b89bb744529fc8a5e4cd38522f86a797117f2abc.
* Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-247/+0
| | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24.
* Move neg-pol to pos-pol mapping from ff_map to cells_map.vEddie Hung2019-06-121-0/+8
|
* Be more precise when connecting during ABC9 re-integrationEddie Hung2019-06-121-1/+3
|
* Remove unnecessary undriven_bits.insertEddie Hung2019-06-121-4/+1
|
* Remove hacky wideports_split from abc9Eddie Hung2019-06-121-52/+4
|
* Fix compile errors when #if 1 for debugEddie Hung2019-06-121-7/+8
|
* parse_xaiger to cope with inoutsEddie Hung2019-06-121-6/+0
|
* write_xaiger to preserve POs even if driven by constantEddie Hung2019-06-121-7/+6
|
* Add a couple more testsEddie Hung2019-06-122-21/+30
|
* Do not call abc9 if no outputsEddie Hung2019-06-121-54/+65
|
* More write_xaiger cleanupEddie Hung2019-06-122-41/+13
|
* Cleanup write_xaigerEddie Hung2019-06-121-92/+6
|
* ConsistencyEddie Hung2019-06-124-4/+4
|
* Reduce diff with masterEddie Hung2019-06-121-1/+1
|
* Remove abc_flop{,_d} attributes from ice40/cells_sim.vEddie Hung2019-06-121-40/+20
|
* Fix spacingEddie Hung2019-06-121-6/+6
|
* Remove wide mux inferenceEddie Hung2019-06-125-195/+3
|
* Merge branch 'xc7mux' into xaigEddie Hung2019-06-121-1/+1
|\
| * Merge branch 'xc7mux' of github.com:YosysHQ/yosys into xc7muxEddie Hung2019-06-121-0/+5
| |\
| * | Typo: wire delay is -W argumentEddie Hung2019-06-121-1/+1
| | |
* | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵Eddie Hung2019-06-123-59/+3
| | | | | | | | | | | | | | | | | | | | | xc7mux" This reverts commit a138381ac3f2c820d187f08531ffd823d6cbcfd5, reversing changes made to b77c5da76919f7f99f171a0a2775896fbc8debc2.
* | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-123-268/+0
| | | | | | | | | | | | | | | This reverts commit eaee250a6e63e58dfef63fa30c4120db78223e24, reversing changes made to 935df3569b4677ac38041ff01a2f67185681f4e3.
* | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-123-55/+10
| | | | | | | | | | | | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24.
* | | Merge remote-tracking branch 'origin/xc7mux' into xaigEddie Hung2019-06-1234-518/+1434
|\ \ \ | | |/ | |/|
| * | Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-122-6/+14
| | |
| * | Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx"Eddie Hung2019-06-123-14/+11
| |/ | | | | | | This reverts commit 2dffa4685b830313204f5d04314a14ed6ecac8ec.
| * Add "-W' wire delay arg to abc9, use from synth_xilinxEddie Hung2019-06-113-11/+14
| |
| * Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵Eddie Hung2019-06-111-15/+10
| | | | | | | | | | | | | | xc7mux" This reverts commit 5174082208ef9bea22ad1ba62622947375b3e83b, reversing changes made to 54379f9872ba3abdf5328994abcf5abfc7288c6b.
| * Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7muxEddie Hung2019-06-111-10/+15
| |\
| | * Try way that doesn't involve creating a new wireEddie Hung2019-06-111-10/+15
| | |