| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | | * | | | | | | | Merge pull request #1251 from YosysHQ/clifford/nmux | Clifford Wolf | 2019-08-06 | 19 | -42/+174 | |
| | | |\ \ \ \ \ \ \ | | | |_|/ / / / / | | |/| | | | | | | Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs | |||||
| | | | * | | | | | | Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs | Clifford Wolf | 2019-08-06 | 19 | -42/+174 | |
| | | |/ / / / / / | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | | * | | | | | | Merge pull request #1242 from jfng/fix-proc_prune-partial | whitequark | 2019-08-03 | 1 | -2/+11 | |
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | proc_prune: Promote partially redundant assignments. | |||||
| | | | * | | | | | | proc_prune: Promote partially redundant assignments. | Jean-François Nguyen | 2019-08-01 | 1 | -2/+11 | |
| | | | |/ / / / / | ||||||
| | | * | | | | | | Merge pull request #1238 from mmicko/vsbuild_fix | Clifford Wolf | 2019-08-02 | 2 | -1/+2 | |
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | Visual Studio build fix | |||||
| | | | * | | | | | | Visual Studio build fix | Miodrag Milanovic | 2019-07-31 | 2 | -1/+2 | |
| | | | | |_|_|/ / | | | |/| | | | | ||||||
| | | * | | | | | | Merge pull request #1239 from mmicko/mingw_fix | Clifford Wolf | 2019-08-02 | 11 | -25/+37 | |
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | Fix formatting for msys2 mingw build | |||||
| | | | * | | | | | | Fix linking issue for new mxe and pthread | Miodrag Milanovic | 2019-08-01 | 1 | -1/+2 | |
| | | | | | | | | | | ||||||
| | | | * | | | | | | Fix yosys linking for mxe | Miodrag Milanovic | 2019-08-01 | 1 | -1/+1 | |
| | | | | | | | | | | ||||||
| | | | * | | | | | | New mxe hacks needed to support 2ca237e | Miodrag Milanovic | 2019-08-01 | 1 | -0/+4 | |
| | | | | | | | | | | ||||||
| | | | * | | | | | | Fix formatting for msys2 mingw build using GetSize | Miodrag Milanovic | 2019-08-01 | 10 | -23/+30 | |
| | | | |/ / / / / | ||||||
| | * | | | | | | | Do not pack registers if (* keep *) | Eddie Hung | 2019-08-07 | 1 | -0/+20 | |
| | | | | | | | | | ||||||
| * | | | | | | | | DSP48E1 sim model: add SIMD tests | David Shah | 2019-08-08 | 3 | -3/+113 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | DSP48E1 model: test CE inputs | David Shah | 2019-08-08 | 2 | -7/+17 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | DSP48E1 sim model: fix seq tests and add preadder tests | David Shah | 2019-08-08 | 2 | -6/+91 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | DSP48E1 sim model: seq test working | David Shah | 2019-08-08 | 3 | -16/+60 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | DSP48E1 sim model: Comb, no pre-adder, mode working | David Shah | 2019-08-08 | 2 | -8/+13 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | [wip] sim model testing | David Shah | 2019-08-08 | 4 | -15/+77 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | [wip] sim model testing | David Shah | 2019-08-08 | 3 | -40/+360 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-07 | 1 | -6/+82 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-06 | 1 | -23/+120 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | [wip] DSP48E1 sim model improvements | David Shah | 2019-08-06 | 1 | -8/+75 | |
| |/ / / / / / / | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | Add comment about supporting $dffe in ice40_dsp | Eddie Hung | 2019-08-01 | 1 | -0/+1 | |
| | | | | | | | | ||||||
| * | | | | | | | Pack P register properly | Eddie Hung | 2019-08-01 | 1 | -2/+4 | |
| | | | | | | | | ||||||
| * | | | | | | | Trim Y_WIDTH | Eddie Hung | 2019-08-01 | 1 | -5/+3 | |
| | | | | | | | | ||||||
| * | | | | | | | Add DSP_SIGNEDONLY back | Eddie Hung | 2019-08-01 | 1 | -0/+16 | |
| | | | | | | | | ||||||
| * | | | | | | | DSP_MINWIDTH -> DSP_{A,B,Y}_MINWIDTH | Eddie Hung | 2019-08-01 | 2 | -5/+12 | |
| | | | | | | | | ||||||
| * | | | | | | | Change $__softmul back to $mul | Eddie Hung | 2019-08-01 | 1 | -0/+1 | |
| | | | | | | | | ||||||
| * | | | | | | | Cope with sign extension in mul2dsp | Eddie Hung | 2019-08-01 | 2 | -14/+14 | |
| | | | | | | | | ||||||
| * | | | | | | | Revert "Do not do sign extension in techmap; let packer do it" | Eddie Hung | 2019-08-01 | 1 | -5/+14 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 595a8f032f1e9db385959f92a4a414a40de291fd. | |||||
| * | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-08-01 | 25 | -86/+219 | |
| |\| | | | | | | ||||||
| | * | | | | | | Merge pull request #1236 from YosysHQ/eddie/xc6s_brams_map | Eddie Hung | 2019-08-01 | 1 | -3/+3 | |
| | |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | | xc6s_brams_map.v: RST -> RSTBRST for RAMB8BWER | |||||
| | | * | | | | | RST -> RSTBRST for RAMB8BWER | Eddie Hung | 2019-07-29 | 1 | -3/+3 | |
| | | |/ / / / | ||||||
| | * | | | | | Merge pull request #1233 from YosysHQ/clifford/defer | Clifford Wolf | 2019-07-31 | 2 | -49/+21 | |
| | |\ \ \ \ \ | | |/ / / / | |/| | | | | Call "read_verilog" with -defer from "read" | |||||
| | | * | | | | Update README to use "read" instead of "read_verilog" | Clifford Wolf | 2019-07-29 | 1 | -48/+19 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | | * | | | | Call "read_verilog" with -defer from "read" | Clifford Wolf | 2019-07-29 | 1 | -1/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | | | | Merge pull request #1228 from YosysHQ/dave/yy_buf_size | Eddie Hung | 2019-07-29 | 1 | -0/+3 | |
| | |\ \ \ \ \ | | | | | | | | | | | | | | | verilog_lexer: Increase YY_BUF_SIZE to 65536 | |||||
| | | * | | | | | verilog_lexer: Increase YY_BUF_SIZE to 65536 | David Shah | 2019-07-26 | 1 | -0/+3 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | | | | | | Merge pull request #1234 from mmicko/fix_gzip_no_exist | David Shah | 2019-07-29 | 1 | -19/+21 | |
| | |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | | Fix case when file does not exist | |||||
| | | * | | | | | Fix case when file does not exist | Miodrag Milanovic | 2019-07-29 | 1 | -19/+21 | |
| | |/ / / / / | ||||||
| | * | | | | | Merge pull request #1226 from YosysHQ/dave/gzip | David Shah | 2019-07-27 | 8 | -13/+70 | |
| | |\ \ \ \ \ | | |/ / / / | |/| | | | | Add support for gzip'd input files | |||||
| | | * | | | | Update CHANGELOG | David Shah | 2019-07-26 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | | * | | | | Fix frontend auto-detection for gzipped input | David Shah | 2019-07-26 | 1 | -9/+12 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | | * | | | | Add support for reading gzip'd input files | David Shah | 2019-07-26 | 6 | -3/+57 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | | | | | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-07-25 | 17 | -29/+360 | |
| | |\ \ \ \ \ | ||||||
| | | * \ \ \ \ | Merge branch 'ZirconiumX-synth_intel_m9k' | Clifford Wolf | 2019-07-25 | 4 | -5/+11 | |
| | | |\ \ \ \ \ | ||||||
| | | | * | | | | | intel: Map M9K BRAM only on families that have it | Dan Ravensloft | 2019-07-23 | 4 | -5/+12 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This regresses Cyclone V and Cyclone 10 substantially, but these numbers were artificial, targeting a BRAM that they did not contain. Amusingly, synth_intel still does better when synthesizing PicoSoC than Quartus when neither are inferring block RAM. | |||||
| | | * | | | | | | Merge pull request #1218 from ZirconiumX/synth_intel_iopads | Clifford Wolf | 2019-07-25 | 1 | -8/+8 | |
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | intel: Make -noiopads the default | |||||
| | | | * | | | | | | intel: Make -noiopads the default | Dan Ravensloft | 2019-07-24 | 1 | -8/+8 | |
| | | | | |_|_|/ / | | | |/| | | | | ||||||
| | | * | | | | | | Merge pull request #1219 from jakobwenzel/objIterator | Clifford Wolf | 2019-07-25 | 2 | -3/+20 | |
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | made ObjectIterator comply with Iterator Interface | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |