| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Added support for "keep" on modules | Clifford Wolf | 2014-09-29 | 4 | -2/+9 | |
| | | ||||||
| * | namespace Yosys | Clifford Wolf | 2014-09-27 | 96 | -557/+850 | |
| | | ||||||
| * | Merge pull request #39 from ahmedirfan1983/master | Clifford Wolf | 2014-09-22 | 2 | -9/+62 | |
| |\ | | | | | merged with current mas.ter branch + features added + bug fixes | |||||
| | * | Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor | Ahmed Irfan | 2014-09-22 | 513 | -12050/+34829 | |
| | |\ | |/ |/| | | | | | | | | | | | | | added case for memwr cell that is used in muxes (same cell is used more than one time) corrected bug for xnor and logic_not added pmux cell translation Conflicts: backends/btor/btor.cc | |||||
| * | | Re-enabled assert for new logic loops in "share" pass | Clifford Wolf | 2014-09-21 | 1 | -4/+1 | |
| | | | ||||||
| * | | Various improvements regarding logic loops in "share" results | Clifford Wolf | 2014-09-21 | 1 | -37/+108 | |
| | | | ||||||
| * | | Logic loop bugfix for "share" pass | Clifford Wolf | 2014-09-21 | 1 | -3/+7 | |
| | | | ||||||
| * | | Added "share -limit" | Clifford Wolf | 2014-09-21 | 1 | -1/+13 | |
| | | | ||||||
| * | | Still loop bug in "share": changed assert to warning | Clifford Wolf | 2014-09-21 | 1 | -13/+25 | |
| | | | ||||||
| * | | Do not introduce new logic loops in "share" | Clifford Wolf | 2014-09-21 | 1 | -6/+47 | |
| | | | ||||||
| * | | Assert on new logic loops in "share" pass | Clifford Wolf | 2014-09-21 | 2 | -1/+49 | |
| | | | ||||||
| * | | Added "test_abcloop" command | Clifford Wolf | 2014-09-19 | 2 | -0/+286 | |
| | | | ||||||
| * | | Initialize RTLIL::Const from std::vector<bool> | Clifford Wolf | 2014-09-19 | 2 | -1/+9 | |
| | | | ||||||
| * | | Sorting of object names in ilang backend | Clifford Wolf | 2014-09-19 | 2 | -21/+49 | |
| | | | ||||||
| * | | Small improvements in "abc" command handle_loops() function | Clifford Wolf | 2014-09-19 | 1 | -6/+9 | |
| | | | ||||||
| * | | Using "NOT" instead of "INV" as cell name in default abc genlib file | Clifford Wolf | 2014-09-19 | 1 | -2/+2 | |
| | | | ||||||
| * | | Alphabetically sort port names in "show" output | Clifford Wolf | 2014-09-19 | 1 | -0/+3 | |
| | | | ||||||
| * | | Do not run "scorr" in "abc -fast" | Clifford Wolf | 2014-09-18 | 1 | -4/+4 | |
| | | | ||||||
| * | | Improvements in "synth" script | Clifford Wolf | 2014-09-18 | 1 | -8/+12 | |
| | | | ||||||
| * | | Added "abc -fast" | Clifford Wolf | 2014-09-18 | 1 | -6/+31 | |
| | | | ||||||
| * | | Added commit count to devel version number | Clifford Wolf | 2014-09-17 | 1 | -1/+1 | |
| | | | ||||||
| * | | Fixed $_NOR vs. $_NOR_ typo in abc.cc | Clifford Wolf | 2014-09-16 | 1 | -1/+1 | |
| | | | ||||||
| * | | Fixed $memwr/$memrd order in memory_dff | Clifford Wolf | 2014-09-16 | 1 | -4/+6 | |
| | | | ||||||
| * | | Added new CodingReadme file (replaces CodingStyle and CHECKLISTS) | Clifford Wolf | 2014-09-16 | 3 | -65/+84 | |
| | | | ||||||
| * | | Fixed $macc simlib model for zero-config | Clifford Wolf | 2014-09-16 | 1 | -1/+1 | |
| | | | ||||||
| * | | More aggressive $macc merging in alumacc | Clifford Wolf | 2014-09-15 | 1 | -1/+37 | |
| | | | ||||||
| * | | Added the obvious optimizations to alumacc $macc generator | Clifford Wolf | 2014-09-15 | 2 | -0/+61 | |
| | | | ||||||
| * | | Improved maccmap tree bit packing | Clifford Wolf | 2014-09-15 | 1 | -16/+50 | |
| | | | ||||||
| * | | Fixed wreduce $shiftx handling | Clifford Wolf | 2014-09-15 | 1 | -1/+1 | |
| | | | ||||||
| * | | Fixed monitor notifications for removed cell | Clifford Wolf | 2014-09-14 | 1 | -0/+3 | |
| | | | ||||||
| * | | Added "synth" command | Clifford Wolf | 2014-09-14 | 6 | -20/+174 | |
| | | | ||||||
| * | | Fixed techmap_wrap for techmap_celltype | Clifford Wolf | 2014-09-14 | 1 | -9/+16 | |
| | | | ||||||
| * | | Using alumacc in techmap.v | Clifford Wolf | 2014-09-14 | 1 | -237/+33 | |
| | | | ||||||
| * | | Various fixes/cleanups in alumacc and maccmap | Clifford Wolf | 2014-09-14 | 2 | -2/+11 | |
| | | | ||||||
| * | | Added techmap_wrap attribute | Clifford Wolf | 2014-09-14 | 1 | -5/+28 | |
| | | | ||||||
| * | | alumacc fix for $pos cells | Clifford Wolf | 2014-09-14 | 1 | -13/+24 | |
| | | | ||||||
| * | | Extract $alu cells in alumacc | Clifford Wolf | 2014-09-14 | 1 | -1/+296 | |
| | | | ||||||
| * | | Merge $macc cells in alumacc pass | Clifford Wolf | 2014-09-14 | 1 | -1/+59 | |
| | | | ||||||
| * | | Basic $macc extract in alumacc | Clifford Wolf | 2014-09-14 | 1 | -4/+104 | |
| | | | ||||||
| * | | alumacc skeleton | Clifford Wolf | 2014-09-14 | 2 | -0/+64 | |
| | | | ||||||
| * | | Cleanup in wreduce | Clifford Wolf | 2014-09-14 | 1 | -11/+8 | |
| | | | ||||||
| * | | Using pkg-config to find libffi | Clifford Wolf | 2014-09-13 | 1 | -2/+2 | |
| | | | ||||||
| * | | Fixed simlib $macc model for xilinx xsim | Clifford Wolf | 2014-09-08 | 1 | -1/+15 | |
| | | | ||||||
| * | | Simplified $fa undef model | Clifford Wolf | 2014-09-08 | 3 | -15/+6 | |
| | | | ||||||
| * | | Fixes and cleanups for blackbox.v | Clifford Wolf | 2014-09-08 | 2 | -70/+73 | |
| | | | ||||||
| * | | Added $lcu cell type | Clifford Wolf | 2014-09-08 | 8 | -76/+142 | |
| | | | ||||||
| * | | Another $clog2 bugfix | Clifford Wolf | 2014-09-08 | 1 | -0/+2 | |
| | | | ||||||
| * | | Added "$fa" cell type | Clifford Wolf | 2014-09-08 | 8 | -6/+165 | |
| | | | ||||||
| * | | Trim msb/lsb zero bits from full adder in maccmap | Clifford Wolf | 2014-09-08 | 1 | -5/+27 | |
| | | | ||||||
| * | | Added "test_cell -const" | Clifford Wolf | 2014-09-08 | 1 | -2/+45 | |
| | | | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |