aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--CHANGELOG10
1 files changed, 2 insertions, 8 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 7ac418160..29dc05ac0 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -6,18 +6,13 @@ Yosys 0.9 .. Yosys 0.9-dev
--------------------------
* Various
- - Added "script -select"
-
-
-Yosys 0.9 .. Yosys 0.9-dev
---------------------------
-
- * Various
- Added "write_xaiger" backend
- Added "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
- Added "synth_xilinx -abc9" (experimental)
- Added "synth_ice40 -abc9" (experimental)
- Added "synth -abc9" (experimental)
+ - Added "script -select"
+ - "synth_xilinx" to now infer wide multiplexers (-widemux <min> to enable)
Yosys 0.8 .. Yosys 0.8-dev
@@ -44,7 +39,6 @@ Yosys 0.8 .. Yosys 0.8-dev
- Added "synth_xilinx -nowidelut"
- Added "synth_ecp5 -nowidelut"
- "synth_xilinx" to now infer hard shift registers (-nosrl to disable)
- - "synth_xilinx" to now infer wide multiplexers (-widemux <min> to enable)
- Fixed sign extension of unsized constants with 'bx and 'bz MSB