aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/quicklogic/mux.ys
diff options
context:
space:
mode:
authorBenjamin Barzen <bbarzen@barzen.io>2023-04-23 01:24:36 +0200
committerGitHub <noreply@github.com>2023-04-22 16:24:36 -0700
commit861142923719aa84afc3bdf3c24a9a36e5d5fbaf (patch)
tree6962a1e6128f3df3c099924942cb43ec2780b443 /tests/arch/quicklogic/mux.ys
parent7efc50367ed8f582001a5a293a9cd51f788f6a13 (diff)
downloadyosys-861142923719aa84afc3bdf3c24a9a36e5d5fbaf.tar.gz
yosys-861142923719aa84afc3bdf3c24a9a36e5d5fbaf.tar.bz2
yosys-861142923719aa84afc3bdf3c24a9a36e5d5fbaf.zip
ABC9: Cell Port Bug Patch (#3670)
* ABC9: RAMB36E1 Bug Patch * Add simplified testcase * Also fix xaiger writer for under-width output ports * Remove old testcase * Missing top-level input port * Fix tabs --------- Co-authored-by: Eddie Hung <eddie@fpgeh.com>
Diffstat (limited to 'tests/arch/quicklogic/mux.ys')
0 files changed, 0 insertions, 0 deletions