diff options
| author | Clifford Wolf <clifford@clifford.at> | 2019-11-19 17:29:27 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-11-19 17:29:27 +0100 |
| commit | 7ea0a5937ba2572f6d9d62e73e24df480c49561d (patch) | |
| tree | 7825f438b83fdc730764ba15016eeeac9eb0cf41 /tests/arch/gowin/memory.ys | |
| parent | 15232a48af60fb7da3c3afdd144882ace2194197 (diff) | |
| parent | 8ab412eb16b1d4f98117247bf85e0c37627ee459 (diff) | |
| download | yosys-7ea0a5937ba2572f6d9d62e73e24df480c49561d.tar.gz yosys-7ea0a5937ba2572f6d9d62e73e24df480c49561d.tar.bz2 yosys-7ea0a5937ba2572f6d9d62e73e24df480c49561d.zip | |
Merge pull request #1449 from pepijndevos/gowin
Improvements for gowin support
Diffstat (limited to 'tests/arch/gowin/memory.ys')
| -rw-r--r-- | tests/arch/gowin/memory.ys | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/tests/arch/gowin/memory.ys b/tests/arch/gowin/memory.ys new file mode 100644 index 000000000..8f88cdd7c --- /dev/null +++ b/tests/arch/gowin/memory.ys @@ -0,0 +1,18 @@ +read_verilog ../common/memory.v +hierarchy -top top +proc +memory -nomap +equiv_opt -run :prove -map +/gowin/cells_sim.v synth_gowin +memory +opt -full + +miter -equiv -flatten -make_assert -make_outputs gold gate miter +#ERROR: Called with -verify and proof did fail! +#sat -verify -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter +sat -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter + +design -load postopt +cd top +select -assert-count 8 t:RAM16S4 +# other logic present that is not simple +#select -assert-none t:RAM16S4 %% t:* %D |