aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/cells_sim.v
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2018-10-09 14:19:04 +0100
committerDavid Shah <dave@ds0.me>2018-10-09 14:19:04 +0100
commit346cbbdbdc0dbe291bfa96b8b1e6300c911c6e89 (patch)
tree6d92eb718daee9bd297c9c2ea2abd219398b210b /techlibs/ecp5/cells_sim.v
parent31e22c8b96eea5e833d32dea7d72dfe1556bf7e0 (diff)
downloadyosys-346cbbdbdc0dbe291bfa96b8b1e6300c911c6e89.tar.gz
yosys-346cbbdbdc0dbe291bfa96b8b1e6300c911c6e89.tar.bz2
yosys-346cbbdbdc0dbe291bfa96b8b1e6300c911c6e89.zip
ecp5: Adding BRAM initialisation and config
Signed-off-by: David Shah <dave@ds0.me>
Diffstat (limited to 'techlibs/ecp5/cells_sim.v')
-rw-r--r--techlibs/ecp5/cells_sim.v4
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/ecp5/cells_sim.v b/techlibs/ecp5/cells_sim.v
index c89fde1b1..3e7e83aac 100644
--- a/techlibs/ecp5/cells_sim.v
+++ b/techlibs/ecp5/cells_sim.v
@@ -472,6 +472,10 @@ module DP16KD(
parameter CSDECODE_A = "0b000";
parameter CSDECODE_B = "0b000";
+ parameter WRITEMODE_A = "NORMAL";
+ parameter WRITEMODE_B = "NORMAL";
+
+
parameter GSR = "ENABLED";
parameter INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";