diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-02-21 23:34:45 +0100 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-02-21 23:34:45 +0100 |
| commit | 8b508dc90b87c99e13f1fa9f8e79e48c7fa52e90 (patch) | |
| tree | 477f348cb53cd4b15eaa1088e3cfe3d694b8800f /passes/sat | |
| parent | 0a60f95224376304565d950832f8320d5f4fb70e (diff) | |
| download | yosys-8b508dc90b87c99e13f1fa9f8e79e48c7fa52e90.tar.gz yosys-8b508dc90b87c99e13f1fa9f8e79e48c7fa52e90.tar.bz2 yosys-8b508dc90b87c99e13f1fa9f8e79e48c7fa52e90.zip | |
Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arst
Diffstat (limited to 'passes/sat')
0 files changed, 0 insertions, 0 deletions