aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorClaire Xen <claire@clairexen.net>2021-10-11 09:54:28 +0200
committerGitHub <noreply@github.com>2021-10-11 09:54:28 +0200
commitc15b99c0deea562dd7672b934567457a01836212 (patch)
tree1775fd2caeda1e86afd260ecf03a1b651c56cca3
parentd8f6d7b18d23a588fc537f12aef3c4c8ddbe3418 (diff)
parent93fbc9fba4400814a859a9d9bfb05b3b92500e31 (diff)
downloadyosys-c15b99c0deea562dd7672b934567457a01836212.tar.gz
yosys-c15b99c0deea562dd7672b934567457a01836212.tar.bz2
yosys-c15b99c0deea562dd7672b934567457a01836212.zip
Merge pull request #3041 from YosysHQ/mmicko/module_attr
Import module attributes from Verific
-rw-r--r--frontends/verific/verific.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/frontends/verific/verific.cc b/frontends/verific/verific.cc
index 231003753..c03e16eb2 100644
--- a/frontends/verific/verific.cc
+++ b/frontends/verific/verific.cc
@@ -917,6 +917,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::se
} else {
log("Importing module %s.\n", RTLIL::id2cstr(module->name));
}
+ import_attributes(module->attributes, nl, nl);
SetIter si;
MapIter mi, mi2;