aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-evaluation: factorize codeTristan Gingold2023-01-281-108/+94
|
* synth-vhdl_eval: minor reformattingTristan Gingold2023-01-281-18/+18
|
* synth: fix incorrect check in array subtype indicationsTristan Gingold2023-01-281-2/+8
|
* synth-vhdl_oper: add bit-vect and vect-bit operations.Tristan Gingold2023-01-271-12/+24
| | | | Fix #2327
* elab-memtype: add Read_Ptr, Write_PtrTristan Gingold2023-01-272-0/+22
|
* grt-files_operations: use grt.filesTristan Gingold2023-01-275-81/+18
|
* src/grt: extract grt-files_lib from grt-filesTristan Gingold2023-01-277-554/+672
|
* trans: add commentsTristan Gingold2023-01-271-1/+2
|
* ghdlrun: extract trans_foreignTristan Gingold2023-01-273-108/+144
|
* vhdl-evaluation: abstractionTristan Gingold2023-01-261-18/+13
|
* vhdl-prints: add Print_StringTristan Gingold2023-01-264-40/+154
| | | | Move Vstring methods from formatters to prints.
* vhdl-evaluation: refactoringTristan Gingold2023-01-261-49/+22
|
* vhdl-sem_decls: allow use on non-elaborated functions in generic typesTristan Gingold2023-01-261-3/+9
|
* mcode: add new functions for JITTristan Gingold2023-01-265-4/+63
|
* vhdl-sem_decl: handle subtype of interface type. Fix #2326Tristan Gingold2023-01-261-0/+1
|
* vhdl-sem_names: adjust for for element attributeTristan Gingold2023-01-261-0/+1
|
* vhdl: improve range checks, fix #2323Tristan Gingold2023-01-256-236/+473
|
* synth: add a check for bounds compatibilityTristan Gingold2023-01-251-4/+39
|
* errorout: add int64 argumentsTristan Gingold2023-01-252-1/+27
|
* ghdldrv: extract trans_link from ghdlrunTristan Gingold2023-01-213-459/+499
|
* elab-vhdl_debug: add 'info lib' and 'info units'Tristan Gingold2023-01-211-0/+78
|
* elab-vhdl_debug: disp generate block declarationsTristan Gingold2023-01-201-2/+4
|
* elab-vhdl_debug: disp process declarationsTristan Gingold2023-01-201-0/+10
|
* synth: create sub-instace for processesTristan Gingold2023-01-205-6/+18
|
* elab: Rename Get/Set_Info to Get/Set_AnnTristan Gingold2023-01-204-58/+59
|
* synth: add partial support of foreign subprogramsTristan Gingold2023-01-206-2/+363
|
* std_names: add more AMS namesTristan Gingold2023-01-182-1/+40
|
* simul: handle PSL endpointsTristan Gingold2023-01-184-10/+38
|
* simul: fix last_value for post vhdl 87Tristan Gingold2023-01-182-103/+145
|
* synth-vhdl_eval: add an overflow checkTristan Gingold2023-01-161-2/+6
|
* synth: emit an error message on foreign subprogram callsTristan Gingold2023-01-161-0/+11
|
* ghdlsimul: check foreign subprogramsTristan Gingold2023-01-161-3/+4
|
* vhdl: refactoring - remove trans_be, mainly added to vhdl-back_endTristan Gingold2023-01-169-274/+266
|
* synth: handle invididual assoc with unbounded formalsTristan Gingold2023-01-161-6/+130
|
* simul: disable --trace-signalsTristan Gingold2023-01-151-0/+4
|
* synth: avoid a crash on instantiationTristan Gingold2023-01-151-4/+19
|
* vhdl-sem.adb: also check elaboration status within package bodiesTristan Gingold2023-01-151-6/+19
|
* synth: avoid a crash on use before elaborationTristan Gingold2023-01-151-8/+16
|
* synth: add Debug_Backtrace debug procedureTristan Gingold2023-01-152-0/+19
|
* vhdl: add a warning to detect use before elaborationTristan Gingold2023-01-158-5/+99
|
* vhdl: add Get/Set_Elaboration_FlagTristan Gingold2023-01-144-265/+326
|
* synth: more refactoringTristan Gingold2023-01-145-40/+40
|
* synth: improve error propagation on slicesTristan Gingold2023-01-145-9/+31
|
* synth-vhdl_stmts: introduce synth_individual_formalTristan Gingold2023-01-141-18/+107
|
* synth-vhdl_stmts: refactoringTristan Gingold2023-01-141-103/+131
|
* elab-vhdl_types(synth_record_type_definition): create unbounded recordTristan Gingold2023-01-141-3/+8
| | | | if the result is unbounded.
* elab-vhdl_debug: add option /t to print result typeTristan Gingold2023-01-141-5/+6
|
* synth-vhdl_eval: remove useless type unsharing for concatTristan Gingold2023-01-141-12/+4
|
* synth: handle protected functions in conversion functionsTristan Gingold2023-01-123-8/+17
|
* simul: handle PSL abortsTristan Gingold2023-01-123-0/+71
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 07:02:49 +0000