aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-evaluation.adb: use is_overflow_literal.Tristan Gingold2021-02-112-13/+21
| | | | Avoid crash in Eval_Discrete_Range_Length on overflow.
* vhdl-sem_expr: avoid duplicate error messages for overflow in rangeTristan Gingold2021-02-111-4/+1
|
* vhdl-evaluation: factorize codeTristan Gingold2021-02-111-7/+5
|
* eval_is_range_in_bound: avoid crash in case of overflow. Fix #1640Tristan Gingold2021-02-111-2/+12
|
* pyGHDL: automatically format generated files with blackXiretza2021-02-101-0/+6
|
* vhdl-sem_stmts: avoid overflow. Fix #1639Tristan Gingold2021-02-101-3/+13
|
* vhdl-evaluation: minor simplificationTristan Gingold2021-02-101-3/+1
|
* vhdl-sem_psl: factorize code for onehot/onehot0 and stable/fell/rose.Tristan Gingold2021-02-093-105/+17
|
* netlists-folds: add commentsTristan Gingold2021-02-091-0/+4
|
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-0919-127/+352
| | | | | | | | | | | | | | | * vhdl: parse PSL onehot/onehot0 builtin calls. For #662 * update pyGHDL bindings * Synthesis of PSL built-in onehot/onehot0 function. * testsuite/synth: add tests of PSL built-in functions onehot()/onehot0() for #662 * doc: add info about PSL built-in functions onehot()/onehot0() for #662 * synth: refactor synthesis of onehot/onehot0 functions Co-authored-by: eine <eine@users.noreply.github.com>
* vhdl-sem_expr: remove assertion and change comment. Fix #1631Tristan Gingold2021-02-061-3/+4
|
* update license headersumarcor2021-02-0598-549/+361
|
* Update copyright headers for vhdl-elocations*Tristan Gingold2021-02-046-39/+33
|
* synth: handle to_stdlogicvector. For #1628Tristan Gingold2021-02-041-1/+2
|
* vhdl: recognize to_stdlogicvector. For #1628Tristan Gingold2021-02-042-6/+26
|
* trans-chap7.adb: handle universal integer/real multiplication. Fix #1624Tristan Gingold2021-01-291-0/+4
|
* grt: add Error_NF to report final error status. Fix #803Tristan Gingold2021-01-263-2/+13
|
* std_names: add gclk. For #1610Tristan Gingold2021-01-254-1/+12
| | | | Regenerate python files.
* src/ghdldrv: fix regression for ghdl-yosys-pluginTristan Gingold2021-01-203-4/+12
| | | | Allow to do multiple synthesis
* files_map.adb: fix thinko in Find_LanguageTristan Gingold2021-01-201-1/+1
|
* ghdlsynth: check filename extensionTristan Gingold2021-01-194-4/+61
|
* trans-chap5: use value mode to get object bounds. Fix #1612Tristan Gingold2021-01-191-1/+1
|
* update 'vpi_user.h' to IEEE Std 1800-2017umarcor2021-01-171-189/+272
| | | | Co-Authored-By: Kamyar Mohajerani <kammoh@gmail.com>
* synth-insts: apply attributes to entities and architectures. Fix #1609Tristan Gingold2021-01-172-0/+12
|
* synth-stmts: add location on formal attribute cellsTristan Gingold2021-01-171-0/+1
|
* synth-expr: handle string literals in port associations. Fix #1596Tristan Gingold2021-01-161-0/+6
|
* vhdl-sem_names: avoid duplicate messages for -fsynopsysTristan Gingold2021-01-161-0/+9
|
* update version/copyright yearumarcor2021-01-161-1/+1
|
* update license headersumarcor2021-01-14605-6655/+5451
|
* synth: always finalize declarations. Fix #1591Tristan Gingold2021-01-136-24/+101
|
* vhdl-formatters: add realignmentTristan Gingold2021-01-115-6/+239
|
* Typo fixes in Ada code.Patrick Lehmann2021-01-103-48/+48
|
* vhdl: rework formatter engine, add 'ghdl fmt' commandTristan Gingold2021-01-098-482/+792
|
* src/vhd: remove use of chapter sign in comment to have on ASCII charactersTristan Gingold2021-01-0911-36/+36
| | | | (except for vhdl-scanner)
* vhdl-parse_psl.adb: handle n_paren_prop in Psl_To_VhdlTristan Gingold2021-01-051-0/+4
|
* vhdl-parse.adb: improve diagnostic messagesTristan Gingold2021-01-051-1/+2
|
* cli: support '[--]version --ref' and '[--]version --hash' tooumarcor2021-01-051-2/+2
|
* cli: add 'version ref' and 'version hash'umarcor2021-01-051-3/+13
|
* version: add Ref and Hashumarcor2021-01-052-4/+17
|
* vhdl: fix reprint of vhdl08 array element constraints.Tristan Gingold2021-01-057-271/+362
|
* vhdl-prints: avoid assertion on empty hbox for simple loopTristan Gingold2021-01-041-7/+16
|
* synth: add option to treat asserts as assumes and vice-versatmeissner2021-01-024-3/+26
|
* netlists-inference: handle multiple dff with the same clock. Fix #1563Tristan Gingold2021-01-014-5/+39
|
* synth-oper: handle ieee.numeric_std_unsigned.to_integer. Fix #1572Tristan Gingold2021-01-011-0/+1
|
* vhdl: recognize ieee.numeric_std_unsigned. For #1572Tristan Gingold2021-01-016-25/+162
|
* synth-expr: propagate error in synth_indexed_nameTristan Gingold2021-01-012-0/+8
|
* trans-chap3: also compute the size of record constraints for unbounded subtypesTristan Gingold2020-12-311-2/+23
|
* vhdl: improve error message for invalid record element constraint.Tristan Gingold2020-12-311-1/+1
|
* src/edif: Rename Direction_Type to avoid hiding in types.adsTristan Gingold2020-12-305-29/+29
|
* ghdlrun: factorize code for finalizationTristan Gingold2020-12-302-10/+5
|