aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl
Commit message (Collapse)AuthorAgeFilesLines
* synth: handle deferred constants. Fix #1096Tristan Gingold2020-01-161-0/+3
|
* vhdl: relax rule for choice expression staticness.Tristan Gingold2020-01-151-0/+9
|
* vhdl: recognize predefined shift operators for ieee.numeric_std. For #1077Tristan Gingold2020-01-112-6/+39
|
* synth: handle ieee.math_real.round Fix #1075Tristan Gingold2020-01-102-0/+3
|
* synth: simplify support of inertial associations.Tristan Gingold2020-01-092-1/+5
|
* vhdl/translate: handle implicit record-record conversions.Tristan Gingold2020-01-061-12/+1
|
* vhdl/translate: minor refactoring.Tristan Gingold2020-01-062-42/+43
|
* vhdl: fix multiple reference in trans-chap3.Tristan Gingold2020-01-061-2/+6
|
* vhdl/translate: handle more partially constrained array subtypes. For #1038Tristan Gingold2020-01-063-6/+10
|
* vhdl: handle untranslated subtypes for record aggregates. Fix #1051Tristan Gingold2020-01-021-3/+12
|
* vhdl: fix order of std_ulogic literals. For #1063Tristan Gingold2020-01-021-3/+3
|
* vhdl: evaluate std_logic matching equality. Fix #1063Tristan Gingold2020-01-011-7/+50
|
* vhdl: handle -gGEN=VAL for --synth. Fix #1062Tristan Gingold2020-01-013-18/+127
|
* ams-vhdl: add support for 'delayed for quantity.Tristan Gingold2019-12-319-144/+197
|
* ams-vhdl: handle zoh, ltf and ztf attributes.Tristan Gingold2019-12-3112-65/+352
|
* ams-vhdl: add simultaneous null statement.Tristan Gingold2019-12-3011-155/+449
|
* ams-vhdl: add frequency function, minor fixes.Tristan Gingold2019-12-306-6/+26
|
* ams-vhdl: handle record nature end name.Tristan Gingold2019-12-302-0/+5
|
* ams-vhdl: improve error recoveryTristan Gingold2019-12-306-61/+92
|
* ams-vhdl: analyze, canon and print simultaneous procedural statements.Tristan Gingold2019-12-306-90/+175
|
* ams-vhdl: fix tree consistency for terminal declaration.Tristan Gingold2019-12-302-3/+3
|
* ams-vhdl: correctly test and set staticness of dot/integ attributes.Tristan Gingold2019-12-301-8/+7
|
* ams-vhdl: print subnature declarations.Tristan Gingold2019-12-301-1/+16
|
* ams-vhdl: check nature for record natures and terminals.Tristan Gingold2019-12-307-231/+397
|
* vhdl-ams: fix tree consistency for subnature declaration.Tristan Gingold2019-12-294-9/+9
| | | | Also fix use and canon for it.
* vhdl-ams: fix overload for simple simultaneous statement.Tristan Gingold2019-12-293-4/+26
| | | | Fix tree consistency for branch quantity declarations.
* vhdl: improve support of AMS-vhdl (array and record natures, source quantities)Tristan Gingold2019-12-2834-1058/+5972
|
* vhdl: add Has_Delay_Machanism for optional 'inertial' printing.Tristan Gingold2019-12-266-93/+165
|
* vhdl-prints: subtype indication is optional in object alias.Tristan Gingold2019-12-261-3/+2
|
* vhdl: handle non-object aliases in selected use clause. Fix #1057Tristan Gingold2019-12-241-5/+8
|
* vhdl: recognize ieee.std_logic_1164.is_x.Tristan Gingold2019-12-242-0/+9
|
* synth: support multiple synthesis.Tristan Gingold2019-12-022-0/+33
|
* vhdl: recognize sin and cos from math_real.Tristan Gingold2019-11-262-0/+6
|
* vhdl: recognize intrinsic procedures in vhdl-sem_specs.Tristan Gingold2019-11-232-25/+51
| | | | Fix synth failures for llvm and gcc backends.
* synth: preliminary work to support intrinsic procedures.Tristan Gingold2019-11-142-0/+26
|
* synth: file support (WIP).Tristan Gingold2019-11-121-1/+2
|
* synth: initial support for file types. For #1004Tristan Gingold2019-11-111-27/+33
|
* synth: initial support of access type. For #1004Tristan Gingold2019-11-111-0/+4
|
* vhdl-ieee-std_logic_1164: minor simplification.Tristan Gingold2019-11-061-21/+8
|
* synth: handle edge operators in synth_predefined_function_call.Tristan Gingold2019-11-062-5/+4
|
* vhdl: recognize rising_edge/falling_edge.Tristan Gingold2019-11-062-6/+15
|
* vhdl-scanner: handle 'synopsys' pragma.Tristan Gingold2019-11-041-1/+2
|
* vhdl-prints: handle more constructs in psl vunit.Tristan Gingold2019-10-311-0/+5
|
* vhdl: allow attributes in vunit declarations.Tristan Gingold2019-10-306-200/+216
|
* synth: handle concurrent signal assignment in vunits.Tristan Gingold2019-10-251-0/+2
|
* vhdl-canon: handle simple signal assignment in vunits.Tristan Gingold2019-10-251-273/+272
|
* vhdl-canon: extract canon_concurrent_label.Tristan Gingold2019-10-251-20/+25
|
* vhdl-annotations: extract annotate_concurrent_statement.Tristan Gingold2019-10-251-47/+53
|
* vhdl-annotations: minor renaming.Tristan Gingold2019-10-251-8/+8
|
* vhdl: extract sem_concurrent_statement, to handle hdl stmt in vunits.Tristan Gingold2019-10-254-119/+122
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 11:42:37 +0000