aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/vhdl-nodes.ads
Commit message (Expand)AuthorAgeFilesLines
* vhdl: recognize ieee.math_real.sign, fix is_x recogn.Tristan Gingold2022-06-111-2/+2
* vhdl-ieee-math_real: recognize more operationsTristan Gingold2022-06-061-1/+19
* synth-vhdl_eval: recognize and handle to_stdulogicvectorTristan Gingold2022-06-061-0/+7
* vhdl: recognize more predefined ieee functions and operatorsTristan Gingold2022-06-051-1/+40
* vhdl-ieee-numeric: recognize vector/scalar operationsTristan Gingold2022-06-051-3/+27
* vhdl-ieee-numeric: recognize is_x, to_x01, to_ux01 and to_x01zTristan Gingold2022-06-051-0/+12
* vhdl-ieee-std_logic_1164: recognize to_hstring, to_ostringTristan Gingold2022-06-011-0/+3
* vhdl: recognize numeric_bit.to_unsignedTristan Gingold2022-05-311-0/+10
* vhdl-nodes: move maximum/minimum out of predefined operator rangeTristan Gingold2022-05-301-27/+27
* synth-vhdl_eval: handle more operationsTristan Gingold2022-05-291-5/+8
* vhdl: recognize subprograms from std.envTristan Gingold2022-05-291-0/+7
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-261-1/+40
* vhdl-nodes: remove unused fields for procedure declarationsTristan Gingold2022-05-171-0/+2
* vhdl: add suspend state pseudo decl and stmt. WIP.Tristan Gingold2022-05-171-0/+19
* vhdl-nodes: reorder, add iir_kinds_structural_statementTristan Gingold2022-04-291-9/+17
* synth: add support for subtype declaration in vunits. Fix #2033Tristan Gingold2022-04-131-0/+2
* synth: do not add info for element subtype (except for arrays).Tristan Gingold2022-04-051-0/+1
* vhdl: parse return identifier (v19)Tristan Gingold2022-03-041-0/+7
* vhdl: recognize ror/rol from ieee.numeric_std. For #1909Tristan Gingold2021-11-111-0/+4
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-091-29/+30
* vhdl: parse PSL inherit spec. For #1899Tristan Gingold2021-11-041-6/+16
* vhdl: also warns on unused enumeration literalTristan Gingold2021-11-011-0/+2
* Add parsing of case? statement and simple test.Brian Padalino2021-09-241-0/+7
* trans-chap9.adb: handle async_abort, sync_abort. Fix #1654Tristan Gingold2021-08-301-0/+16
* vhdl and psl: parse sync_abort and async_abort. For #1654Tristan Gingold2021-08-301-0/+7
* vhdl: remove iir_kind_anonymous_signal_declaration (now unused)Tristan Gingold2021-08-241-26/+0
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-061-0/+11
* vhdl-sem_expr.adb: build element subtype for aggregate when possible.Tristan Gingold2021-08-031-2/+2
* adjust previous commit (no identifier in Psl_Default_Clock)Tristan Gingold2021-07-011-2/+1
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-301-3/+0
* vhdl: handle mod/rem for physical. Fix #1810Tristan Gingold2021-06-301-0/+2
* vhdl-nodes: do not reset free hooks on initializationTristan Gingold2021-06-261-0/+2
* vhdl-nodes.ads: use pnodes layout for Number_Base_TypeTristan Gingold2021-06-181-1/+8
* vhdl: remove unused Get/Set_Alias_DeclarationTristan Gingold2021-05-161-14/+0
* vhdl: add Iir_Kind_Foreign_ModuleTristan Gingold2021-04-051-0/+31
* synth: handle pow and arctan from ieee.math_real. Fix #1665Tristan Gingold2021-02-271-0/+2
* vhdl-nodes.ads: add a commentTristan Gingold2021-02-271-0/+2
* vhdl-nodes.ads: reorder fields of block_configuration to match grammarTristan Gingold2021-02-201-6/+6
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-091-1/+14
* vhdl: recognize to_stdlogicvector. For #1628Tristan Gingold2021-02-041-0/+1
* update license headersumarcor2021-01-141-11/+9
* Typo fixes in Ada code.Patrick Lehmann2021-01-101-45/+45
* vhdl: fix reprint of vhdl08 array element constraints.Tristan Gingold2021-01-051-0/+17
* vhdl: recognize ieee.numeric_std_unsigned. For #1572Tristan Gingold2021-01-011-0/+3
* Rework initialization and finalization.Tristan Gingold2020-12-301-1/+4
* vhdl: handle locally static attributes on entity/architecture/configurationsTristan Gingold2020-12-081-0/+12
* vhdl: recognize logica vec/log and log/vec operators. For #1520Tristan Gingold2020-12-031-0/+14
* vhdl: analyze subprogram instantiations. WIP. For #1470Tristan Gingold2020-09-261-2/+8
* vhdl: parse subprogram instantiations. For #1470Tristan Gingold2020-09-241-0/+30
* vhdl: recognize find_leftmost/find_rightmost. For #1460Tristan Gingold2020-09-161-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-25 17:46:10 +0000