aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate
Commit message (Expand)AuthorAgeFilesLines
...
* simul: support nested packages.Tristan Gingold2017-12-042-58/+71
* simul: WIP for nested packages.Tristan Gingold2017-12-042-3/+7
* simul: add iir_value_instance, remove package_instances.Tristan Gingold2017-12-038-35/+81
* simul: Remove scope_type (unused).Tristan Gingold2017-12-034-186/+14
* simul: add global_info.Tristan Gingold2017-12-036-63/+77
* simul: refactoring: scope is now the corresponding sim_info.Tristan Gingold2017-12-038-112/+119
* Create the simul.ads package (for a namespace).Tristan Gingold2017-11-2423-77/+97
* simulation: refactoring (move block_instance to iir_values).Tristan Gingold2017-11-2411-117/+113
* Annotations: minor reformating.Tristan Gingold2017-11-192-24/+15
* ghdl_simul: handle obsoleted and optionnal package body.Tristan Gingold2017-11-181-2/+14
* ghdl_simul: use target bounds for variable assignment of an aggregate.Tristan Gingold2017-11-181-3/+1
* ghdl_simul: fix crash in elaboration.Tristan Gingold2017-11-181-10/+7
* simulate: add per signal id.Tristan Gingold2017-11-163-2/+20
* simulate: add port map.Tristan Gingold2017-11-163-16/+29
* simulate: add extra_slot.Tristan Gingold2017-11-162-7/+22
* list: update simulator.Tristan Gingold2017-11-113-30/+31
* Update simulate.Tristan Gingold2017-11-087-79/+67
* simulate: update (and revive).Tristan Gingold2017-10-246-33/+87
* ghdl_simul: also renames conversion.Tristan Gingold2017-09-133-9/+27
* Fix build error for ghdlsynth.Tristan Gingold2017-05-091-1/+1
* simulate: reorder block list, support Concurrent_Simple_Signal_AssignmentTristan Gingold2017-01-314-25/+60
* Fix ghdlsimul build.Tristan Gingold2017-01-312-4/+5
* ownership: fix ghdlsimulTristan Gingold2016-12-124-29/+56
* simulation: remove sim_be after previous code factorization.Tristan Gingold2016-10-155-199/+61
* Rework AST to setup ownership and reference policy.Tristan Gingold2016-10-112-4/+2
* Rewrite most of error and warning messages.Tristan Gingold2016-08-022-13/+14
* Rewrite error messages.Tristan Gingold2016-08-021-4/+3
* Rewrite scan error messages: use formatting.Tristan Gingold2016-08-022-9/+10
* Rework warnings to have a uniq tag per warning.Tristan Gingold2016-08-011-1/+2
* Fix indentation and English mistakes.Tristan Gingold2016-07-051-3/+3
* simulate/execution: uses grt.stringsTristan Gingold2016-06-281-5/+6
* simulation: remove unused kind_range.Tristan Gingold2016-03-292-9/+1
* simulation: reuse Mode_Signal_Type from grt.types.Tristan Gingold2016-03-105-72/+76
* elaboration: use std_time to represent time in signal table.Tristan Gingold2016-03-103-9/+9
* simulation: add block id.Tristan Gingold2016-03-103-1/+13
* simul debugger: display packages and configuration.Tristan Gingold2016-03-101-2/+12
* Refactoring in simulate in order to link with ortho.Tristan Gingold2016-02-2012-1213/+1206
* simul debugger: add info instancesTristan Gingold2016-02-172-3/+46
* simul: fix local protected object, boolean for-generate loopTristan Gingold2016-02-143-38/+51
* simul debugger: handle more concurrent statements.Tristan Gingold2016-02-141-0/+50
* simul: more fixes for std_ulogic.Tristan Gingold2016-02-142-17/+21
* psl: cover directive works on a sequence, not on a property.Tristan Gingold2016-02-142-2/+48
* simul: preliminary work to support PSL.Tristan Gingold2016-02-147-105/+323
* simul: return the exit status set by std.envTristan Gingold2016-02-141-2/+4
* simul: check for no unconstrained port/generic of top-level entity.Tristan Gingold2016-02-142-1/+30
* simul: make delayed signal elaborated.Tristan Gingold2016-02-101-0/+1
* simul: add support of e8.Tristan Gingold2016-02-109-170/+205
* simul: handle generic override.Tristan Gingold2016-02-101-0/+99
* simul: handle slice in individual association for subprograms.Tristan Gingold2016-02-101-0/+11
* simul: fix type conversion to unconstrained array.Tristan Gingold2016-02-101-14/+35
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 13:34:10 +0000