aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate/simul-simulation-main.adb
Commit message (Expand)AuthorAgeFilesLines
* grt: slightly simplify the interface.Tristan Gingold2020-04-021-3/+3
* psl: keep denoting names in the PSL ast.Tristan Gingold2020-03-131-1/+2
* vhdl: remove severity from cover, report and severity from assume.Tristan Gingold2019-08-081-1/+1
* Add support for PSL assumptions, used in formal verification (#880)Pepijn de Vos2019-08-071-2/+9
* vhdl: rename Cover_Statement to Cover_Directive.Tristan Gingold2019-07-041-3/+3
* vhdl: move annotations from simul to vhdl.Tristan Gingold2019-06-291-1/+1
* Add simple_IO - to be used instead of Text_IO.Tristan Gingold2019-05-191-3/+3
* psl: add psl-types, psl-nodes_priv.Tristan Gingold2019-05-101-0/+1
* Extract psl-errors from errorout.Tristan Gingold2019-05-101-1/+1
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-081-0/+1
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-061-1/+1
* vhdl: move ieee packages to vhdl children.Tristan Gingold2019-05-051-2/+2
* vhdl: move std_standard package to vhdl child.Tristan Gingold2019-05-051-2/+2
* fix gnat8 errors for libghdlsynth targetsStefan Biereigel2019-03-131-2/+0
* simul: handle PSL assert finalizer.Tristan Gingold2019-01-061-4/+57
* simul: handle psl endpoints (and adjust issue45).Tristan Gingold2017-12-211-11/+24
* simul: fix issue228.Tristan Gingold2017-12-211-3/+5
* simul: create initial driver value.Tristan Gingold2017-12-211-18/+26
* simul-debugger: add run command.Tristan Gingold2017-12-201-5/+18
* grt: reorganize simulation loop.Tristan Gingold2017-12-201-2/+21
* simul: support type conversion in association.Tristan Gingold2017-12-111-1/+1
* simul: handle package interface, remove iir_value_environment.Tristan Gingold2017-12-051-4/+2
* simul: add iir_value_instance, remove package_instances.Tristan Gingold2017-12-031-0/+2
* Create the simul.ads package (for a namespace).Tristan Gingold2017-11-241-0/+1145