aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth-vhdl_stmts: check subtype compatibility for scalar signal assoc.Tristan Gingold2022-04-153-1/+93
* synth: do not emit a warning for the gclk attribute. Fix #2035Tristan Gingold2022-04-131-1/+2
* synth: handle type declarations in vunit. Fix #2034Tristan Gingold2022-04-132-12/+18
* synth: add support for subtype declaration in vunits. Fix #2033Tristan Gingold2022-04-132-3/+8
* elab-vhdl_insts: also recurse for instantiations in vunits.Tristan Gingold2022-04-081-74/+93
* synth-vhdl_stmts: emit an error message on missing return. Fix #2019Tristan Gingold2022-04-061-1/+3
* synth-vhdl_insts: also finalize entity declarationsTristan Gingold2022-04-061-0/+1
* synth: do not add info for element subtype (except for arrays).Tristan Gingold2022-04-053-17/+33
* synth: handle individual assoc of unbounded interface. Fix #2023Tristan Gingold2022-04-042-1/+4
* synth: handle shared variable without default value.Tristan Gingold2022-04-042-1/+4
* grt: extract grt-vhdl_types from grt-typesTristan Gingold2022-03-221-0/+1
* synth-vhdl_expr: minor refactoring - add commentsTristan Gingold2022-03-201-16/+34
* synth-vhdl_expr(value2logvec): fix vlen handling. Fix #2013Tristan Gingold2022-03-201-7/+13
* synth-vhdl_context: adjust mask. Fix #2011Tristan Gingold2022-03-181-1/+1
* netlists-disp_verilog: fix disp_const_bitTristan Gingold2022-03-121-2/+2
* synth: check matching bounds for concatenationTristan Gingold2022-03-112-2/+4
* synth: add debug_btTristan Gingold2022-03-084-0/+56
* synth: handle concatenation of unbounded types. Fix #1993Tristan Gingold2022-03-089-111/+64
* synth-vhdl_oper: implement <= for arrays. Fix #1991Tristan Gingold2022-03-022-7/+19
* elab-vhdl_expr.adb(exec_name_subtype): handle indexed names. Fix #1986Tristan Gingold2022-03-021-0/+8
* synth: fix handling of record constraints in subtype. Fix #1961Tristan Gingold2022-02-221-1/+9
* elab-vhdl_values.adb: fix a typo. Fix #1968Tristan Gingold2022-02-181-2/+2
* synth-vhdl_oper: handle to_unsigned with an unsigned for size. Fix #1977Tristan Gingold2022-02-171-27/+30
* synth: properly propagate bound errors. Fix #1972Tristan Gingold2022-02-174-16/+38
* synth-vhdl_oper: handle bit condition operator. Fix #1971Tristan Gingold2022-02-161-1/+2
* synth-vhdl_aggr: fix mismatch. Fix #1962Tristan Gingold2022-02-051-1/+6
* synth: fix handling of std_logic_unsigned."-" for negative numbers.Tristan Gingold2022-01-181-8/+12
* synth: adjust handling of subprogram calls in package instantiation. Fix #1947Tristan Gingold2022-01-161-3/+14
* synth: do not annotate generic types in package. Fix #1949Tristan Gingold2022-01-151-11/+19
* synth: handle macro-expanded package body. Fix #1948Tristan Gingold2022-01-142-2/+4
* synth: handle alias of alias. Fix #1945Tristan Gingold2022-01-121-2/+15
* synth: refine handling of interface type. Fix #1944Tristan Gingold2022-01-101-2/+6
* synth: ignore use clauses in finalization Fix #1942Tristan Gingold2022-01-051-0/+2
* synth: handle package instantiation in declarations. Fix #1938Tristan Gingold2022-01-034-1/+12
* synth: add assertionsTristan Gingold2021-12-191-0/+4
* ghdldrv: fix crash due to double initializationTristan Gingold2021-12-191-2/+0
* synth: handle interface type in generics. For #412Tristan Gingold2021-12-153-25/+41
* Fix opening files relative to the current vhdlMatt Johnston2021-12-071-0/+2
* synth: add --latches option to enable latches. Fix #938Tristan Gingold2021-12-062-1/+8
* synth/elab-vhdl_expr: handle slices and indexed names. Fix #1926Tristan Gingold2021-11-291-19/+11
* synth memories: also accept constant signal as memory initial valueTristan Gingold2021-11-282-4/+9
* elab-vhdl_objtypes.adb: add an assertionTristan Gingold2021-11-281-0/+2
* elab-vhdl_insts.adb: do not try to elaborate foreign instances twiceTristan Gingold2021-11-281-1/+6
* synth-vhdl_insts.adb: split synth_Instantiate_ModuleTristan Gingold2021-11-281-14/+26
* synth: add hooks to support elaboration of foreign instancesTristan Gingold2021-11-2810-32/+108
* synth-vhdl_expr: emit an error if use of a signal during elaboration. Fix #1920Tristan Gingold2021-11-211-0/+7
* synth: put direction into port descTristan Gingold2021-11-178-31/+30
* synth: use a global table for instances attributesTristan Gingold2021-11-176-168/+117
* synth: renaming to instance_attributes.Tristan Gingold2021-11-1711-66/+72
* synth/netlists-disp_verilog: display port attributesTristan Gingold2021-11-171-18/+42
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-25 21:08:30 +0000