aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-environment.adb
Commit message (Expand)AuthorAgeFilesLines
* synth: add a gate on an optimization to simplify memory handling.Tristan Gingold2021-06-171-6/+12
* netlists-memories: strengthen dyn_extract mux reduction. Fix #1781Tristan Gingold2021-06-161-0/+1
* synth: minor fixesTristan Gingold2021-06-151-1/+1
* synth-environment: add Set/Get_Kind, Wire_UnsetTristan Gingold2021-05-071-1/+20
* synth: use a generic version of synth-environment.Tristan Gingold2021-04-271-263/+45
* synth: rename synth-context to synth-vhdl_contextTristan Gingold2021-04-161-7/+7
* update license headersumarcor2021-02-051-5/+3
* synth: always finalize declarations. Fix #1591Tristan Gingold2021-01-131-9/+20
* synth: improve diagnostic for multiple assignment. Fix #1428Tristan Gingold2020-08-261-8/+176
* synth: push extract on mux2 for inference. For #1421Tristan Gingold2020-08-061-17/+18
* synth-environment: allow multiple assignments from instance portsTristan Gingold2020-07-021-17/+16
* netlists-memories: cleanup.Tristan Gingold2020-05-291-6/+0
* netlists: rework clock handling in memories.Tristan Gingold2020-05-291-0/+4
* synth-environment: fix handling of static values in case statements. Fix #1319Tristan Gingold2020-05-181-2/+2
* synth: handle inout ports with default values. For #1312Tristan Gingold2020-05-161-1/+5
* synth: add support for sequential assertions. Fix #1273Tristan Gingold2020-05-061-45/+131
* synth: add comments.Tristan Gingold2020-05-041-2/+0
* synth: reduce use of global context.Tristan Gingold2020-05-041-9/+10
* synth: improve debugging routines.Tristan Gingold2020-05-041-3/+3
* synth: minor refactoring for clean-up.Tristan Gingold2020-05-041-24/+45
* synth: partial refactoring to improve handling of controls in case statements.Tristan Gingold2020-05-041-65/+98
* synth: use tri_state_type for seq_assign_value.Tristan Gingold2020-05-041-58/+63
* synth-environment: minor change to ease debugging.Tristan Gingold2020-05-041-2/+5
* synth: use static values for control nets when possible.Tristan Gingold2020-05-021-25/+95
* synth: add many calls to set_locationTristan Gingold2020-04-261-2/+4
* synth-environment: add an optimization. Fix #1258Tristan Gingold2020-04-241-0/+4
* synth: insert resolver to handle multiple drivers to a signal. Fix #1238Tristan Gingold2020-04-221-3/+52
* synth: do not try to do inference on unused nets. Fix #1225Tristan Gingold2020-04-141-1/+5
* synth: refactoring to store static values in wires.Tristan Gingold2020-04-091-111/+195
* synth: preliminary support of multiport rams (using shared variable).Tristan Gingold2020-03-281-12/+75
* synth-environment: fix incorrect memory access.Tristan Gingold2020-03-251-2/+6
* synth-environment: simplify code.Tristan Gingold2020-03-251-9/+5
* synth: handle reuse of inferred dff in the same process.Tristan Gingold2020-03-221-25/+60
* synth-environment: keep order of seq_assign in phi nodes.Tristan Gingold2020-03-211-5/+11
* synth: refactoring inference (WIP).Tristan Gingold2020-03-151-32/+69
* synth-environment: handle unassigned outputs.Tristan Gingold2020-02-181-6/+8
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-7/+25
* synth: improve support of out/inout variable parameters.Tristan Gingold2020-01-081-0/+2
* synth-environment: also optimize mux merge for sub-nets.Tristan Gingold2019-12-311-1/+1
* synth-environment: fix links and counts inTristan Gingold2019-11-121-0/+3
* synth: merge partial assignments before merging phis.Tristan Gingold2019-11-111-0/+56
* synth-decls: handle unassigned signal/object. For issue 65Tristan Gingold2019-11-071-0/+1
* synth: extract netlists-folds from netlists-builders.Tristan Gingold2019-11-051-0/+1
* synth: create build2_concat from netlists-concat.Tristan Gingold2019-10-271-0/+1
* synth-environment: fix a thinko.Tristan Gingold2019-10-091-1/+2
* synth: propagate assignments out of subprograms. Fix #960Tristan Gingold2019-10-061-0/+27
* netlists: remove renaming of Get_Parent for Net.Tristan Gingold2019-10-061-3/+3
* synth: add error messages for latches.Tristan Gingold2019-10-061-1/+0
* synth: fix extract_merge_partial_assigns.Tristan Gingold2019-10-021-5/+15
* synth: fix in extract_merge_partial_assigns.Tristan Gingold2019-10-011-0/+5