iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	testsuite/synth: add a test for #1162	Tristan Gingold	2020-03-19	2	-0/+39
\|
*	netlists-builders: allow null net for all dffs. Fix #1162	Tristan Gingold	2020-03-19	1	-2/+0
\|
*	testsuite/synth: add a test for #1161	Tristan Gingold	2020-03-19	7	-0/+104
\|
*	vhdl-sem_expr: fix a wrong check in choices. For #1161	Tristan Gingold	2020-03-19	1	-0/+5
\| \| \| \| \|	The number of positional associations can be less than the length of the array (as an expression can be a vector).
*	synth-expr: handle vectors in aggregates. For #1161	Tristan Gingold	2020-03-19	1	-9/+28
\|
*	testsuite/synth: add a test for #1160	Tristan Gingold	2020-03-18	2	-0/+22
\|
*	synth-expr: handle length attribute for subtypes. Fix #1160	Tristan Gingold	2020-03-18	1	-5/+13
\|
*	synth: refactoring inference (WIP).	Tristan Gingold	2020-03-15	2	-55/+87
\|
*	trans-chap7: minor renaming.	Tristan Gingold	2020-03-14	1	-5/+5
\|
*	synth: handle more operations from synsopsys packages.	Tristan Gingold	2020-03-14	4	-108/+142
\|
*	synth: handle more operators from std_logic_arith.	Tristan Gingold	2020-03-14	1	-4/+13
\|
*	testsuite/synth: add test for #1158	Tristan Gingold	2020-03-14	2	-0/+28
\|
*	synth-static_oper: handle minimum/maximum for integers. Fix #1158	Tristan Gingold	2020-03-14	1	-2/+4
\|
*	synth: propagate more errors.	Tristan Gingold	2020-03-14	2	-0/+8
\|
*	vhdl-ieee-std_logic_arith: fix warnings.	Tristan Gingold	2020-03-14	1	-12/+5
\|
*	std_names: add *_reduce names.	Tristan Gingold	2020-03-13	3	-188/+206
\|
*	testsuite/synth: add a test.	Tristan Gingold	2020-03-13	1	-0/+65
\|
*	vhdl: recognize more std_logic_arith operations.	Tristan Gingold	2020-03-13	3	-2/+207
\|
*	synth: handle static sub uns/nat.	Tristan Gingold	2020-03-13	3	-0/+51
\|
*	psl-rewrites: handle N_Paren_Prop (simply discard).	Tristan Gingold	2020-03-13	1	-0/+3
\|
*	testsuite/synth: add test for #1157	Tristan Gingold	2020-03-13	2	-0/+87
\|
*	synth: handle div/rem/mod operations. Fix #1157	Tristan Gingold	2020-03-13	2	-60/+79
\|
*	synth-stmts: strip const in if statement.	Tristan Gingold	2020-03-13	1	-0/+1
\|
*	synth-static_oper: handle unsigned "<".	Tristan Gingold	2020-03-13	2	-1/+66
\|
*	synth-insts: handle record in generics.	Tristan Gingold	2020-03-13	2	-23/+57
\|
*	testsuite/synth: add a test for previous commit.	Tristan Gingold	2020-03-13	2	-8/+29
\|
*	synth-static_oper: handle static net for add_uns_nat.	Tristan Gingold	2020-03-13	1	-5/+14
\|
*	netlists: handle more case of 0 sized nets.	Tristan Gingold	2020-03-13	3	-3/+5
\|
*	testsuite/synth: add tests for previous commit.	Tristan Gingold	2020-03-13	3	-1/+59
\|
*	synth-insts: handle output individual assoc for components.	Tristan Gingold	2020-03-13	1	-18/+3
\|
*	testsuite/synth: add testcase for previous commit.	Tristan Gingold	2020-03-13	3	-1/+58
\|
*	synth-insts: handle input individual associations for components.	Tristan Gingold	2020-03-13	1	-55/+49
\|
*	synth: propagate more errors.	Tristan Gingold	2020-03-13	3	-1/+11
\|
*	vhdl-scanner: abstract Scan_Comment_Pragma	Tristan Gingold	2020-03-13	1	-32/+40
\|
*	testsuite/synth: add a test for previous commit.	Tristan Gingold	2020-03-13	3	-0/+50
\|
*	synth-expr: handle reverse_range attribute.	Tristan Gingold	2020-03-13	1	-0/+22
\|
*	testsuite/synth: add a test for previous commit.	Tristan Gingold	2020-03-13	2	-0/+22
\|
*	synth: handle conversions for enumerations.	Tristan Gingold	2020-03-13	1	-1/+6
\|
*	testsuite/gna: add testcase for previous commit.	Tristan Gingold	2020-03-13	2	-0/+25
\|
*	psl: keep denoting names in the PSL ast.	Tristan Gingold	2020-03-13	19	-40/+129
\|
*	vhdl-sem_lib: also disable warnings when parsing	Tristan Gingold	2020-03-11	1	-10/+17
\|
*	synth-expr: propagate error.	Tristan Gingold	2020-03-11	1	-0/+3
\|
*	synth: implement more conversions.	Tristan Gingold	2020-03-11	4	-41/+50
\|
*	vhdl-ieee-std_logic_arith: recognize more conversions.	Tristan Gingold	2020-03-11	6	-189/+209
\|
*	synth: improve error message.	Tristan Gingold	2020-03-11	2	-2/+2
\|
*	vhdl-ieee-std_logic_unsigned: recognize more operations.	Tristan Gingold	2020-03-11	2	-0/+17
\|
*	synth: improve error handling.	Tristan Gingold	2020-03-11	4	-26/+81
\|
*	vhdl: recognize mod/rem operators.	Tristan Gingold	2020-03-10	3	-162/+228
\|
*	synth-oper: handle more mul & div operations.	Tristan Gingold	2020-03-10	1	-4/+84
\|
*	synth-values: handle Is_Equal for floats.	Tristan Gingold	2020-03-10	1	-0/+2
\|