index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
Commit message (
Expand
)
Author
Age
Files
Lines
*
Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux_wip
Eddie Hung
2019-06-21
2
-0
/
+413
|
\
|
*
Merge remote-tracking branch 'origin/master' into eddie/muxpack
Eddie Hung
2019-06-10
1
-1
/
+6
|
|
\
|
*
\
Merge branch 'master' into eddie/muxpack
Eddie Hung
2019-06-07
28
-33
/
+138
|
|
\
\
|
*
|
|
Add nonexcl case test, comment out two others
Eddie Hung
2019-06-07
2
-22
/
+57
|
*
|
|
Add @cliffordwolf freduce testcase
Eddie Hung
2019-06-07
2
-0
/
+30
|
*
|
|
Add nonexclusive test from @cliffordwolf
Eddie Hung
2019-06-07
2
-0
/
+28
|
*
|
|
Another muxpack test
Eddie Hung
2019-06-07
2
-0
/
+32
*
|
|
|
Merge branch 'xc7mux' into xc7mux_wip
Eddie Hung
2019-06-21
1
-1
/
+0
|
\
\
\
\
|
*
|
|
|
Revert "autotest.sh to cat *.err on error"
Eddie Hung
2019-06-21
1
-1
/
+0
|
*
|
|
|
Revert "Cat more stuff"
Eddie Hung
2019-06-21
1
-2
/
+0
|
*
|
|
|
Cat more stuff
Eddie Hung
2019-06-21
1
-0
/
+2
*
|
|
|
|
Merge remote-tracking branch 'origin/clifford/fix1091' into xc7mux_wip
Eddie Hung
2019-06-21
1
-1
/
+140
|
\
\
\
\
\
|
|
/
/
/
/
|
/
|
|
|
|
|
*
|
|
|
Missing a `clean` and `opt_expr -mux_bool` in test
Eddie Hung
2019-06-20
1
-0
/
+4
|
*
|
|
|
Add test
Eddie Hung
2019-06-20
1
-1
/
+136
*
|
|
|
|
autotest.sh to cat *.err on error
Eddie Hung
2019-06-21
1
-0
/
+1
*
|
|
|
|
Fix issue with part of PI being 1'bx
Eddie Hung
2019-06-20
1
-0
/
+5
*
|
|
|
|
Merge remote-tracking branch 'origin/eddie/fix1115' into xc7mux
Eddie Hung
2019-06-20
1
-4
/
+16
|
\
\
\
\
\
|
*
|
|
|
|
Extend sign extension tests
Eddie Hung
2019-06-20
1
-4
/
+16
*
|
|
|
|
|
Merge remote-tracking branch 'origin/eddie/fix1118' into xc7mux
Eddie Hung
2019-06-20
1
-0
/
+11
|
\
\
\
\
\
\
|
*
|
|
|
|
|
Add test
Eddie Hung
2019-06-20
1
-0
/
+11
|
|
|
/
/
/
/
|
|
/
|
|
|
|
*
|
|
|
|
|
Merge remote-tracking branch 'origin/eddie/fix1115' into xc7mux
Eddie Hung
2019-06-20
1
-0
/
+21
|
\
\
\
\
\
\
|
|
|
/
/
/
/
|
|
/
|
|
|
|
|
*
|
|
|
|
Remove leftover comment
Eddie Hung
2019-06-20
1
-3
/
+0
|
*
|
|
|
|
Add test
Eddie Hung
2019-06-20
1
-0
/
+24
|
|
/
/
/
/
*
|
|
|
|
Merge remote-tracking branch 'origin/master' into xc7mux
Eddie Hung
2019-06-20
6
-21
/
+62
|
\
|
|
|
|
|
*
|
|
|
Update some .gitignore files
Clifford Wolf
2019-06-20
2
-3
/
+3
|
*
|
|
|
Add proper test for SV-style arrays
Clifford Wolf
2019-06-20
3
-6
/
+16
|
*
|
|
|
Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into towo...
Clifford Wolf
2019-06-20
2
-0
/
+6
|
|
\
\
\
\
|
|
*
|
|
|
Unpacked array declaration using size
Tobias Wölfel
2019-06-19
2
-0
/
+6
|
|
|
|
_
|
/
|
|
|
/
|
|
|
*
|
|
|
Merge pull request #1105 from YosysHQ/clifford/fixlogicinit
Clifford Wolf
2019-06-19
2
-14
/
+37
|
|
\
\
\
\
|
|
*
|
|
|
Add defvalue test, minor autotest fixes for .sv files
Clifford Wolf
2019-06-19
2
-14
/
+37
|
|
|
/
/
/
|
*
/
/
/
Make tests/aiger less chatty
Clifford Wolf
2019-06-19
1
-4
/
+6
|
|
/
/
/
*
|
|
|
Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"
Eddie Hung
2019-06-12
2
-247
/
+0
*
|
|
|
Add a couple more tests
Eddie Hung
2019-06-12
1
-0
/
+12
*
|
|
|
Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7...
Eddie Hung
2019-06-12
2
-53
/
+0
*
|
|
|
Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"
Eddie Hung
2019-06-12
2
-41
/
+0
*
|
|
|
Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7mux
Eddie Hung
2019-06-10
2
-0
/
+53
|
\
\
\
\
|
*
|
|
|
Add test
Eddie Hung
2019-06-10
2
-0
/
+53
|
|
/
/
/
*
|
|
|
Merge remote-tracking branch 'origin/master' into xc7mux
Eddie Hung
2019-06-10
1
-1
/
+6
|
\
|
|
|
|
*
|
|
Add some more comments
Eddie Hung
2019-06-10
1
-1
/
+6
|
|
|
/
|
|
/
|
*
|
|
Merge remote-tracking branch 'origin/master' into xc7mux
Eddie Hung
2019-06-07
28
-33
/
+138
|
\
|
|
|
*
|
Test *.aag too, by using *.aig as reference
Eddie Hung
2019-06-07
1
-0
/
+19
|
*
|
Use ABC to convert from AIGER to Verilog
Eddie Hung
2019-06-07
1
-2
/
+3
|
*
|
Use ABC to convert AIGER to Verilog, then sat against Yosys
Eddie Hung
2019-06-07
1
-21
/
+15
|
*
|
Add symbols to AIGER test inputs for ABC
Eddie Hung
2019-06-07
22
-8
/
+40
|
*
|
Merge pull request #1077 from YosysHQ/clifford/pr983
Clifford Wolf
2019-06-07
2
-0
/
+31
|
|
\
\
|
|
*
\
Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo...
Clifford Wolf
2019-06-07
2
-0
/
+31
|
|
|
\
\
|
|
|
*
|
Initial implementation of elaboration system tasks
Udi Finkelstein
2019-05-03
2
-0
/
+31
|
*
|
|
|
Rename implicit_ports.sv test to implicit_ports.v
Clifford Wolf
2019-06-07
1
-0
/
+0
|
|
/
/
/
|
*
|
|
Cleanup tux3-implicit_named_connection
Clifford Wolf
2019-06-07
2
-12
/
+1
|
*
|
|
Merge branch 'implicit_named_connection' of https://github.com/tux3/yosys int...
Clifford Wolf
2019-06-07
4
-3
/
+42
|
|
\
\
\
[next]
