aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
* Missing newlineEddie Hung2019-08-201-1/+1
* Merge pull request #1209 from YosysHQ/eddie/synth_xilinxEddie Hung2019-08-204-16/+19
|\
| * Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-2026-343/+629
| |\
| * | Update Makefile tooEddie Hung2019-07-181-2/+2
| * | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-183-14/+17
* | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-203-19/+41
|\ \ \ | |_|/ |/| |
| * | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-193-6/+6
| * | Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-162-11/+21
| * | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modulesEddie Hung2019-08-161-8/+20
* | | Merge branch 'master' into eddie/pr1266_againwhitequark2019-08-181-15/+5
|\ \ \
| * \ \ Merge pull request #1250 from bwidawsk/masterEddie Hung2019-08-161-15/+5
| |\ \ \ | | |/ / | |/| |
| | * | techlibs/intel: Clean up MakefileBen Widawsky2019-08-051-15/+5
* | | | Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPEREddie Hung2019-08-121-1/+1
* | | | Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_ad...Eddie Hung2019-08-126-150/+32
|/ / /
* | | Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"David Shah2019-08-106-32/+150
* | | Merge pull request #1258 from YosysHQ/eddie/cleanupClifford Wolf2019-08-105-20/+14
|\ \ \
| * | | substr() -> compare()Eddie Hung2019-08-071-3/+3
| * | | RTLIL::S{0,1} -> State::S{0,1}Eddie Hung2019-08-071-1/+1
| * | | Merge remote-tracking branch 'origin/master' into eddie/cleanupEddie Hung2019-08-072-117/+252
| |\ \ \
| * | | | stoi -> atoiEddie Hung2019-08-073-3/+3
| * | | | Fix spacingEddie Hung2019-08-061-3/+3
| * | | | Use std::stoi instead of atoi(<str>.c_str())Eddie Hung2019-08-061-1/+1
| * | | | Make liberal use of IdString.in()Eddie Hung2019-08-061-14/+8
* | | | | Merge pull request #1270 from YosysHQ/eddie/alu_lcu_docClifford Wolf2019-08-101-8/+36
|\ \ \ \ \
| * | | | | Reformat so it shows up/looks nice when "help $alu" and "help $alu+"Eddie Hung2019-08-091-25/+34
| * | | | | A bit more on where $lcu comes fromEddie Hung2019-08-091-0/+2
| * | | | | Add more commentsEddie Hung2019-08-091-4/+18
| * | | | | Add a few comments to document $alu and $lcuEddie Hung2019-08-081-9/+12
| | |/ / / | |/| | |
* | | | | Allow whitebox modules to be overwrittenEddie Hung2019-08-071-2/+0
* | | | | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPEREddie Hung2019-08-073-10/+17
* | | | | Add testEddie Hung2019-08-071-1/+10
* | | | | Remove ice40_unlutEddie Hung2019-08-072-107/+0
* | | | | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDEREddie Hung2019-08-073-39/+14
|/ / / /
* | | | Merge pull request #1260 from YosysHQ/dave/ecp5_cell_fixesDavid Shah2019-08-071-101/+244
|\ \ \ \
| * | | | ecp5: Make cells_sim.v consistent with nextpnrDavid Shah2019-08-071-101/+244
| |/ / /
* | | | Merge pull request #1249 from mmicko/anlogic_fixClifford Wolf2019-08-071-16/+8
|\ \ \ \ | |/ / / |/| | |
| * | | anlogic : Fix alu mappingMiodrag Milanovic2019-08-031-16/+8
| |/ /
* / / Add $_NMUX_, add "abc -g cmos", add proper cmos cell costsClifford Wolf2019-08-061-0/+19
|/ /
* | Merge pull request #1239 from mmicko/mingw_fixClifford Wolf2019-08-023-6/+6
|\ \
| * | Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-013-6/+6
* | | RST -> RSTBRST for RAMB8BWEREddie Hung2019-07-291-3/+3
|/ /
* | Merge branch 'ZirconiumX-synth_intel_m9k'Clifford Wolf2019-07-254-5/+11
|\ \
| * | intel: Map M9K BRAM only on families that have itDan Ravensloft2019-07-234-5/+12
| |/
* | Merge pull request #1218 from ZirconiumX/synth_intel_iopadsClifford Wolf2019-07-251-8/+8
|\ \
| * | intel: Make -noiopads the defaultDan Ravensloft2019-07-241-8/+8
* | | Merge pull request #1224 from YosysHQ/xilinx_fix_ffEddie Hung2019-07-251-2/+2
|\ \ \ | |/ / |/| |
| * | xilinx: Fix missing cell name underscore in cells_map.vDavid Shah2019-07-251-2/+2
* | | ice40: Fix test_dsp_model.shDavid Shah2019-07-191-1/+1
* | | ice40/cells_sim.v: Fix sign of J and K partial productsDavid Shah2019-07-191-5/+7
* | | ice40/cells_sim.v: LSB of A/B only signed in 8x8 modeDavid Shah2019-07-191-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-05 00:11:28 +0000