aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
* read_verilog cells_box.v before techmapEddie Hung2019-04-161-1/+1
* synth_xilinx: before abc read +/xilinx/cells_box.vEddie Hung2019-04-161-0/+1
* Add +/xilinx/cells_box.v containing models for ABC boxesEddie Hung2019-04-162-0/+11
* Revert "Add abc_box_id attribute to MUXF7/F8 cells"Eddie Hung2019-04-161-2/+0
* Add abc_box_id attribute to MUXF7/F8 cellsEddie Hung2019-04-151-0/+2
* Merge branch 'xaig' into xc7muxEddie Hung2019-04-153-41/+60
|\
| * Add support for synth_xilinx -abc9 and ignore abc9 -dress optEddie Hung2019-04-121-1/+9
| * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-124-44/+69
| |\
| | * Merge pull request #928 from litghost/add_xc7_sim_modelsEddie Hung2019-04-123-41/+60
| | |\
| | | * Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.Keith Rothman2019-04-123-52/+14
| | | * Fix LUT6_2 definition.Keith Rothman2019-04-091-3/+3
| | | * Add additional cells sim models for core 7-series primatives.Keith Rothman2019-04-091-0/+57
* | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-04-121-3/+9
|\ \ \ \ | | |/ / | |/| |
| * | | Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
| | |/ | |/|
* | | Fix cells_map.v some moreEddie Hung2019-04-111-7/+7
* | | More fine tuningEddie Hung2019-04-111-2/+2
* | | Fix cells_map.vEddie Hung2019-04-111-7/+7
* | | Fix typoEddie Hung2019-04-111-1/+1
* | | Juggle opt calls in synth_xilinxEddie Hung2019-04-112-30/+35
* | | WIP for cells_map.v -- maybe working?Eddie Hung2019-04-101-32/+27
* | | Try splitting $shiftx with Y_WIDTH > 1 into Y_WIDTH = 1Eddie Hung2019-04-101-31/+38
* | | Fix for when B_SIGNED = 1Eddie Hung2019-04-101-1/+8
* | | Update doc for synth_xilinxEddie Hung2019-04-101-7/+8
* | | ff_map.v after abcEddie Hung2019-04-101-5/+5
* | | Tidy upEddie Hung2019-04-101-1/+1
* | | Move map_cells to before map_lutsEddie Hung2019-04-101-11/+12
* | | WIP for $shiftx to wide muxEddie Hung2019-04-101-1/+63
* | | Update LUT delaysEddie Hung2019-04-101-11/+8
* | | Add cells.lut to techlibs/xilinx/Eddie Hung2019-04-092-0/+16
* | | synth_xilinx to call abc with -lut +/xilinx/cells.lutEddie Hung2019-04-091-2/+2
* | | Add delays to cells.boxEddie Hung2019-04-091-4/+12
* | | synth_xilinx with abc9 to use -boxEddie Hung2019-04-091-1/+4
* | | Add techlibs/xilinx/cells.boxEddie Hung2019-04-092-0/+6
* | | Add support for synth_xilinx -abc9 and ignore abc9 -dress optEddie Hung2019-04-091-1/+9
| |/ |/|
* | Merge branch 'master' into xaigEddie Hung2019-04-0832-384/+1646
|\|
| * xilinx: Add keep attribute where appropriateDavid Shah2019-03-222-25/+31
| * Add Xilinx negedge FFs to synth_xilinx dffinit call, fixes #873Clifford Wolf2019-03-191-2/+4
| * Remove ice40/cells_sim.v hack to avoid warning for blocking memory writesClifford Wolf2019-03-121-19/+0
| * Fix typo in ice40_braminit help msgClifford Wolf2019-03-091-1/+1
| * Merge pull request #859 from smunaut/ice40_braminitClifford Wolf2019-03-094-37/+212
| |\
| | * ice40: Run ice40_braminit pass by defaultSylvain Munaut2019-03-081-0/+1
| | * ice40: Add ice40_braminit pass to allow initialization of BRAM from fileSylvain Munaut2019-03-083-37/+211
| * | Add link to SF2 / igloo2 macro library guideClifford Wolf2019-03-071-21/+24
| * | Improvements in sf2 cells_sim.vClifford Wolf2019-03-062-30/+251
| * | Add sf2 techmap rules for more FF typesClifford Wolf2019-03-061-25/+39
| * | Refactor SF2 iobuf insertion, Add clkint insertionClifford Wolf2019-03-063-83/+152
| * | Improvements in SF2 flow and demoClifford Wolf2019-03-052-8/+23
| * | Merge pull request #842 from litghost/merge_upstreamClifford Wolf2019-03-0510-176/+570
| |\ \
| | * | Revert BRAM WRITE_MODE changes.Keith Rothman2019-03-041-12/+12
| | * | Revert FF models to include IS_x_INVERTED parameters.Keith Rothman2019-03-011-6/+34
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-21 09:03:48 +0000