| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dsp | Eddie Hung | 2019-08-30 | 34 | -384/+1864 |
| |\ |
|
| | * | Merge branch 'master' into xc7dsp | David Shah | 2019-08-30 | 44 | -564/+1942 |
| | |\ |
|
| | | * | Rename boxes too | Eddie Hung | 2019-08-29 | 3 | -3/+3 |
| | | * | Do not overwrite LUT param | Eddie Hung | 2019-08-28 | 1 | -1/+0 |
| | | * | Trailing comma | Eddie Hung | 2019-08-28 | 1 | -1/+1 |
| | | * | Adapt to $__ICE40_CARRY_WRAPPER | Eddie Hung | 2019-08-28 | 1 | -3/+5 |
| | | * | Revert "Remove $__ICE40_FULL_ADDER handling from ice40_opt; cannot reason with" | Eddie Hung | 2019-08-28 | 1 | -0/+45 |
| | | * | Remove $__ICE40_FULL_ADDER handling from ice40_opt; cannot reason with | Eddie Hung | 2019-08-28 | 1 | -45/+0 |
| | | * | Update box size and timings | Eddie Hung | 2019-08-28 | 3 | -12/+12 |
| | | * | Update to new $__ICE40_CARRY_WRAPPER | Eddie Hung | 2019-08-28 | 1 | -11/+8 |
| | | * | Add (* clkbuf_sink *) to SRLC16E, reorder ports to match vendor | Eddie Hung | 2019-08-28 | 1 | -3/+8 |
| | | * | Merge pull request #1332 from YosysHQ/dave/ecp5gsr | David Shah | 2019-08-28 | 6 | -54/+212 |
| | | |\ |
|
| | | | * | ecp5: Add GSR support | David Shah | 2019-08-27 | 6 | -54/+212 |
| | | * | | xilinx: Add SRLC16E primitive. | Marcin Kościelnicki | 2019-08-27 | 1 | -1/+21 |
| | | * | | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-26 | 1 | -0/+8 |
| | | |\| |
|
| | | | * | Add undocumented feature | Eddie Hung | 2019-08-23 | 1 | -0/+8 |
| | | * | | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -1/+1 |
| | | |\| |
|
| | | | * | Forgot one | Eddie Hung | 2019-08-23 | 1 | -1/+2 |
| | | * | | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 3 | -18/+36 |
| | | |\| |
|
| | | | * | Put abc_* attributes above port | Eddie Hung | 2019-08-23 | 3 | -14/+28 |
| | | * | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 29 | -299/+1059 |
| | | |\| |
|
| | | | * | Fix missing newline at end of file | Clifford Wolf | 2019-08-22 | 1 | -1/+1 |
| | | | * | Merge pull request #1289 from mmicko/anlogic_fixes | Clifford Wolf | 2019-08-22 | 5 | -91/+162 |
| | | | |\ |
|
| | | | | * | Merge remote-tracking branch 'upstream/master' into anlogic_fixes | Miodrag Milanovic | 2019-08-18 | 7 | -165/+37 |
| | | | | |\ |
|
| | | | | * | | Proper arith for Anlogic and use standard pass | Miodrag Milanovic | 2019-08-12 | 5 | -91/+162 |
| | | | * | | | Fix missing newline at end of file | Clifford Wolf | 2019-08-22 | 1 | -1/+1 |
| | | | * | | | Merge pull request #1281 from mmicko/efinix | Clifford Wolf | 2019-08-22 | 9 | -0/+798 |
| | | | |\ \ \ |
|
| | | | | * | | | Fix formating | Miodrag Milanovic | 2019-08-11 | 1 | -2/+2 |
| | | | | * | | | one bit enable signal | Miodrag Milanovic | 2019-08-11 | 1 | -1/+1 |
| | | | | * | | | fix mixing signals on FF mapping | Miodrag Milanovic | 2019-08-11 | 1 | -4/+4 |
| | | | | * | | | Replaced custom step with setundef | Miodrag Milanovic | 2019-08-11 | 3 | -91/+1 |
| | | | | * | | | Fixed data width | Miodrag Milanovic | 2019-08-11 | 1 | -2/+2 |
| | | | | * | | | Adding new pass to fix carry chain | Miodrag Milanovic | 2019-08-11 | 3 | -0/+124 |
| | | | | * | | | cleanup | Miodrag Milanovic | 2019-08-11 | 1 | -4/+7 |
| | | | | * | | | Fix CO | Miodrag Milanovic | 2019-08-09 | 1 | -26/+24 |
| | | | | * | | | Merge remote-tracking branch 'upstream/master' into efinix | Miodrag Milanovic | 2019-08-09 | 9 | -267/+303 |
| | | | | |\ \ \ |
|
| | | | | * | | | | clock for ram trough gbuf | Miodrag Milanovic | 2019-08-04 | 1 | -0/+6 |
| | | | | * | | | | Added bram support | Miodrag Milanovic | 2019-08-04 | 6 | -1/+260 |
| | | | | * | | | | Custom step to add global clock buffers | Miodrag Milanovic | 2019-08-03 | 4 | -1/+129 |
| | | | | * | | | | Initial EFINIX support | Miodrag Milanovic | 2019-08-03 | 5 | -0/+370 |
| | | | * | | | | | Missing newline | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| | | * | | | | | | move attributes to wires | Marcin Kościelnicki | 2019-08-13 | 6 | -283/+537 |
| | | * | | | | | | minor review fixes | Marcin Kościelnicki | 2019-08-13 | 1 | -1/+1 |
| | | * | | | | | | review fixes | Marcin Kościelnicki | 2019-08-13 | 1 | -18/+27 |
| | | * | | | | | | Add clock buffer insertion pass, improve iopadmap. | Marcin Kościelnicki | 2019-08-13 | 6 | -71/+220 |
| | | | |_|_|/ /
| | |/| | | | |
|
| * | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-08-20 | 14 | -200/+97 |
| |\ \ \ \ \ \ \
| | |_|/ / / /
| |/| | | | | |
|
| | * | | | | | | Merge pull request #1209 from YosysHQ/eddie/synth_xilinx | Eddie Hung | 2019-08-20 | 4 | -16/+19 |
| | |\ \ \ \ \ \ |
|
| | | * \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into eddie/synth_xilinx | Eddie Hung | 2019-08-20 | 26 | -343/+629 |
| | | |\ \ \ \ \ \
| | | | |_|_|_|/
| | | |/| | | | |
|
| | | * | | | | | | Update Makefile too | Eddie Hung | 2019-07-18 | 1 | -2/+2 |
| | | * | | | | | | Work in progress for renaming labels/options in synth_xilinx | Eddie Hung | 2019-07-18 | 3 | -14/+17 |
