| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Added mapping to techlibs/xilinx7 testbench (exposes EDIF backend todos) | Clifford Wolf | 2013-08-27 | 1 | -2/+10 |
| * | Added simple xilinx7 technology mapping files | Clifford Wolf | 2013-08-22 | 4 | -0/+167 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |