iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Actually, there might not be any harm in updating sigmap...	Eddie Hung	2019-08-22	1	-3/+1
*	Add comment as per @cliffordwolf	Eddie Hung	2019-08-22	1	-0/+11
*	Revert "Try way that doesn't involve creating a new wire"	Eddie Hung	2019-08-22	1	-15/+10
*	Try way that doesn't involve creating a new wire	Eddie Hung	2019-08-22	1	-10/+15
*	If d_bit already in sigbit_chain_next, create extra wire	Eddie Hung	2019-08-22	1	-3/+6
*	Add doc	Eddie Hung	2019-08-22	1	-1/+14
*	Add copyright	Eddie Hung	2019-08-22	1	-0/+1
*	Remove `shregmap -tech xilinx` additions	Eddie Hung	2019-08-22	1	-189/+8
*	pmgen to also iterate over all module ports	Eddie Hung	2019-08-22	1	-2/+4
*	Remove output_bits	Eddie Hung	2019-08-22	2	-16/+7
*	Forgot to set ud_variable.minlen	Eddie Hung	2019-08-22	1	-0/+1
*	Do not run xilinx_srl_pm in fixed loop	Eddie Hung	2019-08-22	1	-28/+24
*	Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl	Eddie Hung	2019-08-22	1	-7/+12
\|\
\| *	Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftx	Eddie Hung	2019-08-22	1	-4/+26
\| \|\
\| \| *	Copy-paste typo	Eddie Hung	2019-08-22	1	-1/+1
\| \| *	Respect opt_expr -keepdc as per @cliffordwolf	Eddie Hung	2019-08-22	1	-1/+1
\| \| *	Handle $shift and Y_WIDTH > 1 as per @cliffordwolf	Eddie Hung	2019-08-22	1	-4/+8
\| \| *	Add cover()	Eddie Hung	2019-08-22	1	-0/+1
\| \| *	Canonical form	Eddie Hung	2019-08-22	1	-5/+5
\| \| *	opt_expr to trim A port of $shiftx if Y_WIDTH == 1	Eddie Hung	2019-08-21	1	-0/+17
* \| \|	Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl	Eddie Hung	2019-08-22	1	-1/+1
\|\\| \|
\| * \|	Fix test_pmgen deps	Miodrag Milanovic	2019-08-21	1	-1/+1
\| \|/
* \|	Reuse var	Eddie Hung	2019-08-21	1	-1/+1
* \|	Revert "Trim shiftx_width when upper bits are 1'bx"	Eddie Hung	2019-08-21	1	-6/+1
* \|	opt_expr to trim A port of $shiftx if Y_WIDTH == 1	Eddie Hung	2019-08-21	1	-0/+17
* \|	Trim shiftx_width when upper bits are 1'bx	Eddie Hung	2019-08-21	1	-1/+6
* \|	Add comment	Eddie Hung	2019-08-21	1	-0/+4
* \|	Add variable length support to xilinx_srl	Eddie Hung	2019-08-21	2	-14/+164
* \|	Rename pattern to fixed	Eddie Hung	2019-08-21	2	-10/+10
* \|	attribute -> attr	Eddie Hung	2019-08-21	1	-4/+4
* \|	Use Cell::has_keep_attribute()	Eddie Hung	2019-08-21	1	-4/+4
* \|	xilinx_srl to support FDRE and FDRE_1	Eddie Hung	2019-08-21	2	-10/+73
* \|	Fix polarity of EN_POL	Eddie Hung	2019-08-21	1	-2/+2
* \|	Add CLKPOL == 0	Eddie Hung	2019-08-21	1	-0/+2
* \|	Reject if not minlen from inside pattern matcher	Eddie Hung	2019-08-21	2	-8/+11
* \|	Get wire via SigBit	Eddie Hung	2019-08-21	1	-4/+4
* \|	Respect \keep on cells or wires	Eddie Hung	2019-08-21	1	-2/+10
* \|	Add init support	Eddie Hung	2019-08-21	1	-2/+11
* \|	Fix spacing	Eddie Hung	2019-08-21	1	-2/+2
* \|	Initial progress on xilinx_srl	Eddie Hung	2019-08-21	3	-0/+213
\|/
*	Merge pull request #1314 from YosysHQ/eddie/fix_techmap	Clifford Wolf	2019-08-21	1	-4/+6
\|\
\| *	Grammar	Eddie Hung	2019-08-20	1	-1/+1
\| *	techmap -max_iter to apply to each module individually	Eddie Hung	2019-08-20	1	-4/+6
* \|	Fix copy-paste typo	Eddie Hung	2019-08-20	1	-1/+1
\|/
*	Merge pull request #1304 from YosysHQ/eddie/abc9_refactor	Eddie Hung	2019-08-20	1	-43/+80
\|\
\| *	Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro	Eddie Hung	2019-08-19	1	-6/+6
\| *	Use ID()	Eddie Hung	2019-08-16	1	-3/+3
\| *	Compute abc_scc_break and move CI/CO outside of each abc9	Eddie Hung	2019-08-16	1	-43/+80
* \|	Merge branch 'master' into clifford/pmgen	Clifford Wolf	2019-08-20	4	-36/+33
\|\ \
\| * \	Merge pull request #1309 from whitequark/proc_clean-fix-1268	whitequark	2019-08-20	1	-2/+1
\| \|\ \